L4101 RF - bachkhoapro.edu.vn
Transcript of L4101 RF - bachkhoapro.edu.vn
PP07PP08
JWLAT_RF
J_LAT_RF
U3200
J3001_RF
U4100
C3895
U3010
CL0502
J4100
U4020
D4020
XW3619_RF
U3030
UBUFR_RF
FL4210
FL4209
FL4208
FL4200
FL4205
FL4213 FL4212
FL4211
FL3202
FL4120
FL3151
FL3152
FL4107
FL4105
FL4100
FL4207
FL3125
FL4241
FL3126
FL3111
FL3156
FL3150
FL4255
FL4254
FL4253
FL4252
FL4251
FL4250
FL4232
FL4231
FL3231FL3232
FL3230
FL4221
FL4220
FL4230
FL4112
FL4110
FL4131
FL4130
FL4134
FL4720
FL4702
FL4701
FL4700
FL4712
FL4606FL4621 R4623 FL4611R4622
L4224_RF
L4222_RF
L4221_RF
L4223_RF
FL4624
FL4620
FL4614
FL3200
D4021
L3901_RF
L3903_RF
L3902_RF
L4603_RF
L3702_RF
L3704_RF
FL3220
FL3201
FL3102
C3914_RF
L4104_RF
C4406_RFC4307_RF
C4305_RF
C4306_RF
L3904_RF
L4404_RF
C4604_RF
L4305_RF
U_QPT_RF
U5411_RF
U0600
U_BB_RF
U5101_RF
U3300
J2400
J3100
J4600
J4200
J3200
J4700
U4240
DZ3156
DZ3155
DZ3150
DZ4602
DZ4603
DZ3154DZ3153
DZ3152
DZ3151
DZ4712
DZ4713 C5319_RF
L4601_RF
L4407_RF
L4301_RF
C4408_RF
C5409_RF
L4304_RF
C5403_RF
C5408_RF
C5407_RF
C5315_RF
C5316_RF
C5314_RF
C5313_RF
C5318_RF
C5312_RF
C5132_RF
L4303_RF
C3013
R2240
R2220
R5132_RF
C3210
C4128
C4127
C3031
C4103
C4104
C3200
C3010_RF
C1322C1301
C4201
C4205
C4215
C3124
C3130
C4106
C3129
C3128
C3123
C3122
C1313
C4200
C3204
C3203
C3206C
4203
C4202
C4122
C4123
C4124
C4126
C4102
C4121
C3207_RF
C3229_RF
C3216_RF
C3210_RF
C3203_RF
C3212_RF
C3214_RF
C3204_RF
C3218_RF
C3211
C3220
C3302_RF
C3211_RF
C3209_RF
C3208_RF
C3206_RF
C3205_RF
C3202_RF
C3124_RF
C3123_RF
C3122_RF
C3121_RF C3119_RF C3117_RF
C3116_RF
C3114_RF
C3113_RF
C3112_RFC3111_RF
C3110_RF
C3109_RF
C3107_RF
C3106_RF
C3104_RF
C3103_RFC3102_RF
R4222R3203
R3143
R0945
R4111
R4125
R0940 R0941
R4710
R0960
R3014_RF
R3414_RF
R3409_RF
R4104_RF
R4301_RF
R3410_RF
R3142
R3144
R4020
R3032
R3031
R3030
R0803
R0802
R0801
R0809
R0808
R1204
R1200
R1201
R3306_RFR3305_RF
R3303_RF
R0807
R0806
R0411R0410R0409
R0408R0407 R0406 R0405 R0404
R0402
R0401
R0400
R0403
R4640
R0911
R3141
R4240
R0951
R3140
R0950
R0910R0909 R0730
R4220
R4117
R0640
R3703_RF
R3301_RF
R3302_RF
R3412_RF
R3411_RF
R4115
R4116
R4130
R4131
C5101_RF
C3373
C3308
C2032
C2044
C4241
C4117
C3146
C3126
C3125
C3120
C4255
C4254
C4204
C4206
C4210
C4209
C4208
C3205
C3104
C3102
C3111C3110C3100
C3202
C3232 C3221
C3230
C3231
C0730
C2220
C4222
C4220
C4221C4207
C4105
C4115
C4125
C4134
C4120
C4100
C4116
C2240
C4721
C4720
C4712
C4700
C0553
C0551
C4723
C4606
C4612
C2302
C2301
C4621
C4620
C4302_RF
C3299
C3905_RF
C3901_RF
C3902_RF
C3903_RF
C3904_RF
C4107_RF
C4118
C4022
C4211
C4213
C4212
C4107
L4306_RF
C3032
C3127
C3121
C3201
C3103
C4101
C4403_RF
C4201_RF
C3219_RF
C0716
C0715
C3010
C4301_RF
C5405_RF
C5401_RF
C5404_RF
C5402_RF
C4240C3145
C3140C3113
C4253
C4252
C4251
C4250
C4232
C4231
C3143
C3112 C3144
C3234
C3233
C4224 C4223
C4110
C4131
C4130
C4133
C4132
C4111
C4112C4230
C4702
C4701
C4623
C4611
C4622
C4624
C4614
C4722
C4724
C4640
C0552
C0550
C3708_RF
C4203_RF
C4202_RF
C4309_RF
C3403_RF
C3404_RF
C4410_RF
L3922_RF
C3915_RF
C3913_RF
C4308_RF
C3301_RF
L4302_RF
XW1110
BS0508
TP23
TP3_RF
PP0902PP0903
PP1500
PP1501
PP1502
PP1503
PP1504
PP1505
PP4100
PP0601
PP1023
PP0600
PP0610
XW3620
XW2400
XW3616_RF
XW3617_RF
XW0740
XW21
00
XW2105
XW22
40
XW2210
XW2030
XW20
40
XW3801_RF
XW3802_RF
XW3803_RF
XW22
30
XW2220
XW2050
L3100
XW22
00
XW3615_RF
XW3614_RF
XW3501_RF
XW3613_RF
XW3630
XW0650
XW3612_RF
XW3611_RF
XW3604_RF
XW3609_RF
XW3607_RF
XW3608_RF
XW3606_RF
XW3610_RF
XW3701_RF
XW3605_RF
XW3601_RF
XW3702_RF
XW3603_RF
XW3602_RF
XW3618_RF
XW2080
XW1100
XW2070
XW1120
FD0511
no_refdes+3
no_refdes+4no_refdes+5
no_refdes+6
no_refdes+7
no_refdes+8
no_refdes+9
no_refdes+10
C2122
C2126
C2123
C2124
C3701_RF
C3702_RF
C2125
C3706_RF
C1310C3386
C3387
C4020
C4021
C3394
C3396
C3704_RF
C1501 C1502
C2001C2006
C2007
C2023
C2025
C2026
C2030
C2031
C2041
C2050
C2051
C2040
C2042
C2043
C3707_RF
PP3034_RF
PP3008_RF
PP3009_RF
PP3010_RF
PP3011_RF
PP3012_RF
PP3014_RF
PP3016_RFPP3020_RF
PP3051_RFPP3074_RF
PP3076_RF
PP3077_RF
PP3080_RF
PP3081_RF
PP3084_RF
PP3085_RF
PP3091_RF
PP3090_RF
PP3073_RF
PP3036_RF
PP3037_RF
PP3001_RF
PP3002_RF
PP5203_RF
PP5202_RF
PP5201_RF
PP5200_RF
PP3013_RF
PP3067_RF
PP0906
PP3066_RF
PP3065_RF
PP3064_RF
PP5305_RF
PP3054_RF
PP3017_RF
PP3052_RF
PP5289_RF
PP5299_RF
PP5300_RF
PP5301_RF
TPUAT_RF
PP5298_RF
PP5297_RFPP5296_RF
PP5295_RF
PP5293_RF
PP5292_RF
TP15
TP12TP13 TP14
TP06TP07TP16 TP17
TP18TP19
TP20
TP22
TP21
TP5303_RF
TP5304_RF
TP02TP03
TP00
TP01
SH0501
SH0502
SH0500
FD0503 FD0501
C4041
L3703_RF
L3701_RF
C3848
C3705_RF
C3613_RF
C3612_RF
C3610_RF
C3611_RF
C3609_RF
C3614_RF
C4023
BS0500
DZ4710
DZ4711
L4200L4201 L4202
L3101L3102
BS0507
Q3140
L5400_RF
L5401_RF
L5402_RF
L5403_RF
L3800
L3700
L2300
L2020
L2012
L2010
L2002
L2000
L2030
L2050
L4021
L2040
L3300
ULBPA_RF
UHBPA_RF
UMBPA_RF
L3601_RF
L2001
L2003
L2011
L2013
L2021
L2041
C2115L4040
L4020
BS0502
BS0501
BS0505
BS0506
FD0510
L3605_RF
L3602_RF
L3604_RF
L3603_RF
BS0503
no_refdes+1
no_refdes+2
C2121
C1120
C3616_RF C3619_RF
C3640_RF
C3832
C3835
C4040
FL3154
FL3153
L3705_RF
FL3155
FL3146
FL3110
FL4711
FL4713
L4605_RF
L4804_RF
FL4610
FL4615
FL4613
L4307_RF
FL4607
FL4632
FL4633
FL4612
FL4631
FL4630
FL4641
FL4642
L4201_RF
L4805_RF
L4706_RF
L4705_RF
L4604_RF
L4602_RF
L4703_RF
L4701_RF
L4202_RF
L4803_RF
L4220_RF
FL3104
FL3100
L4106_RF
L4101_RF
C5006_RF
C4212_RF
C4208_RF
C4605_RF
C4209_RF
L4801_RF
L4401_RF
DZ4600
DZ4601
DZ4604
DZ4610
DZ301_RF
C5111_RF
L4209_RF
L4204_RF
C4409_RF
L4206_RF
L4501_RF
L4219_RF
L4207_RF
L4218_RF
C5112_RF
C5308_RF
C5309_RF
L4408_RF
R2210
R2230
R4202_RF
R4201_RF
C2109
C2113
C1312
C1241
C3106
C2108
C1314
C1227
C1330
C1103
C1122
C1123
C1223
C1300
C1243
C2114C2112
C1323
C1321
C1242
C1125
C1124
C1105
C1104
C2132
C2130
C2096
C2094 C2093 C2090
C0610
C2131
C0750 C0740
C2104
C2101
C2098
C2097
C2095
C2092
C2091
C2089
C3000
C3640
C3660 C3661
C3603
C2103C2102
C2106
C1302
C2110C2105
C3729
C3223_RF
C3737
C1530
C2332
C3226_RF
C3220_RF
C3225_RF
C3213_RF
C3227_RF
C2303
C2304
C2333
C2305
C3002_RF
C3012
C3837
C3830
C3829
C3730C1244
C1248
C1547C1517
C1504
C1506
C1546
C1532
C1515
C1527
C0900
C0751
C0741
C1250
C3670
C3021
C4500
C4504
C4510_RF
C4503_RF
C3406_RF
C5330_RF
C5324_RF
C5304_RF
C5302_RF
C3607_RF
C3606_RF
C3624_RF
C3629_RF
C3605_RF
C3630_RF
C3807_RF
C3603_RF
C3608_RFC
3631_RF
C3621_RF
C3215_RF
C3120_RF
C3118_RF
C3115_RF
C3108_RF
C3105_RF
C3101_RF
R1021
R1020
R2301
R4106_RF
R5213_RF
R5310_RF
R5206_RF
R5205_RF
R5202_RF
R0600
R0930
R2201
R0651
R1521
R1520
R3603_RF R3413_RF
R3509_RF
R4105_RF
R4101_RF
R3408_RF
R3407_RF
R3402_RF
R3810
R3811
R3020
R5314_RF
R5315_RF
R5316_RF
R4040
R4041
R5402_RF
R5401_RF
R3502
R3503
R0921
R0922
R0920
R1205
R1203
R1202
R0805
R0804
R3650
R2200
R1002
R5302_RF
R5301_RF
R5305_RF
R0721
R0701
R2261
R0720
R2260
R0700
R0702
R2300
R3829
R2310
R0722
R3729
R5200_RF
R4500
R2311
R3506_RF
R3406_RF
R3508_RF
R2400
R3304_RF
R3403_RF
R3404_RF
R1561 R1560
R3401_RFC3503_RF
C4905_RF
C1516
C2099
C2250
C0541
C3007
C4713
C3002
C2210
C3552
C3554
C1525
C2230
C1508
C4602_RF
C4802_RF
C4641
C4615
C4642
C3746
C4101_RF
C2306
C3846
C1507
C2411
C2307
C4702_RF
C4636
C4637
C4607
C4632
C4633
C4630
C4631
C2062
C3908_RF
C3912_RFC3907_RFC4109_RF
C3909_RF
C3911_RF
C3910_RF
C3906_RF
C4105_RF
C4110_RF
C4112_RF
C4104_RF
C2500_RF
C0603
C0602
C4510
C1561 C1560
C4502
C4656
C4654
C4042
C2322
C2311 C2323
C5320_RF
C4502_RF
C5317_RF
C4904_RF
C4903_RF
C4902_RF
C3101
C0752
C0815
C0814
C0802 C0801
C0601
C0612
C0600
C0611
C0743
C0742
C0731
C3105
C0709
C0710
C0711
C0712
C0620
C3001
C3505
C3506
C3601
C3611
C3612
C3602
C3665
C0718
C0717
C0701
C0702
C0705
C0706
C0708
C0703
C0704
C0707
C1550
C1524
C3020
C4601_RF
C4506_RF
C4603_RF
C4803_RF
C3622_RF
C4801_RF
C1551
C3501_RF
C4501
C1531
C3801
C3809
C4701_RF
C4703_RF
C4807_RF
C4303_RF
C3008
C3701
C3709
C1511
C1526
C1512
C1529
C1280
C0542
C3006
C3005
C3004
C3550
C3551
C3023
C3022
C3024
C3025
C4610
C4613
C2400
C2410
C4600
C3003
C5201_RF
C0540
C3504
C2412
C3810
C3811
C3760
C3763
C4635
C4634
C4696
C4697
C4698
C4699
C1510
C1528
C4214_RF
C3401_RF
C3402_RF
C3920_RF
C0651
C0650
PP0900
PP0901
PP0904PP0905
PP1520
PP1521
PP4500
PP1021
XW3801
XW3802
XW3810
XW3811
XW3702
XW3701
XW3600
XW3660
XW1_RF
XW2_RF
XW3_RF
C1534
C1505
C1523
C1548
C2120
C3735
C3732
C2331
C3795
C2330
C3627_RF
C3625_RF
C1522
C1543
C1542
C3664
C3610
C3600
C2086
C2127
C1121
C1151
C1240
C1320
C1100
C1101
C2085
C2087
C2088
C1150
C1200
C4000
C4001
C3803
C3741
C3742
C3743
C3744
C4007
C4006
C4008
C4002
C4004
C4005
C3125_RF
C3620_RF
C3617_RF
C3618_RF
C3632_RF
C3633_RF
C1503
C1500
C3615_RF
C4505_RF
C1541
C1540
C1521
C1520
C2000
C2003
C2009
C2070
C2071
C2005
C2060
C2061
C2004
C2008
C2010
C2011
C2012
C2013
C2016
C2017
C2018
C2020
C2080
C2002
C2019
C2021
C2014
C2015
C2022
C2024
C2081
C5323_RF
C5322_RF
C5321_RF
C3840
C3663
C3662
C3654
C3652
C3651
C3650
C3653
C5200_RF
C5283_RF
C5284_RF
PP3006_RF
PP3018_RF
PP3019_RF
PP3032_RF
PP3033_RF
PP3053_RF
PP3056_RF
PP1100
PP1101
PP1102
PP1104
PP1105
PP5100_RF
PP1002
PP5303_RF
PP5302_RF
PP5288_RF
PP5285_RF
PP3075_RF
PP3063_RF
PP3062_RF
PP5287_RF
PP5286_RF
TP5100_RF
TP5102_RF
TP5101_RF
PP5294_RF
PP5291_RF
PP5290_RF
TP08TP09
TP05
TP11 TP10
TP5301_RF
FD0505
FD0502
FD0504
C4043
DZ302_RF
C2111
C2107
FD0514
FD0515
FD0513
FD0512
FLGPS_RF
Q2300
J5001_RF
J5002_RF
J5003_RF
J5004_RF
C1133
C1126
C1127
C1129
C1111
C1109
C1107
U2000
U1500
XW4500_RF
L4105_RF
L5201_RF
CL0501
UEPRM_RF
FL0610
FL4602 FL4603
FL1280
L4522
L4521
FL4600
FL4601
FL4605
FL4604
L4214_RF
L4213_RF
L4215_RF
L4903_RF
L4904_RF
L4905_RF
L5408_RF
L5407_RF
L3905_RF
L5100_RF
L4503_RF
L4908_RF
R5204_RF
C5207_RF
L5202_RF
L4103_RF
L5205_RF
L5204_RF
L5206_RF
L4907_RF
C4213_RF
L3909_RF
L3906_RF
L3908_RF
L3907_RF
L3910_RF
L3912_RF
C4206_RF
C4211_RF
L4405_RF
C4207_RF L4403_RF
C4205_RF
C4704_RF
C4806_RF
L4802_RF
L3911_RF
C4901_RF
C1247
C1220
C1203
C1156
C1141
C1140
C1139
C1138
C1117
C1116
C1157
C1246
C1225
C1221
C1202
C1155
C1154
C1137
C1136
C1135
C1134
C1115
C1114
C1113
C1112
C1316
C1317
C1224
C1201
C1128
C1226
C1222
C1153
C1132
C1131 C1130
C1110
C1108
C1106
C1245
U4000
U_WTR_RF
U_PMU_RF
U3700
U3800
U4500
U3500
U0900
U2300
U4040
U5302_RF
J_UAT_RF J5100_RF
U3301_RF
L4410_RF
R5303_RF
R5304_RF
R4902_RF
R4901_RF
C5007_RF
C4655
C1514
C3813_RF
C3812_RF
C3811_RF
C3810_RF
C3809_RF
C3806_RF
C3805_RF
C3804_RF
C3803_RF
C3802_RF
C4652
C4650
C4651
C4405_RF
C4508_RF
C4711
C4710
C4507_RF
C4705_RF
C4407_RF
C5310_RF
C5311_RF
C5303_RF
C2270
C2202
C5122_RF
L4205_RF
L4504_RF
L4502_RF
L4211_RF
L4216_RF
L4203_RF
L4212_RF
L3919_RF
C4804_RF
C3745
C3842
C4805_RF
C3808_RF
C2300
L5001_RF
L4406_RF
R4501_RF
R3802_RF
R3801_RF
R2270
R2250
R1501
C4003
C4503
R2302
R0952
R2205
R0900
R0901
R0906R0907
R0903
R0902
R0650
R0905
R0904
R3515
R3550
R4720
R3503_RF
R3505_RF
R4510
R1500
R3735
R3835R3507_RF
R1530
R3501_RF
R3502_RF
R3504_RF
R2320
R3004_RF
R3013_RF
R3802
R3801
R3701
R3702
R4600
C1533
C1513
L4210_RF
C3407_RF
C3405_RF
C3919_RFC3918_RFC3916_RF
C3917_RF
C4501_RF
C4653
C3922_RF
C3921_RF
C5203_RF
C5212_RF
C5208_RF
C5215_RF
C5211_RF
C5210_RF C
5209_RF
C5205_RF
C2205
C3502_RF
C3802
C3800
C3863
C3860
C3700
C3702
C2201
C2200
C0543
C2260
C1554
C2203
C4114_RF
C3814_RF
C4906_RF
C4108_RF
C4106_RF
C4000_RF
C3804
C3805
C3704
C3705
C2100
F5201_RF
TP1100
TP1120
Q2301
Q5301_RF
FL3804
FL3803
Y0600
C2320
C2321C2310
SH0504
SH0503
L2060
R3803
R3703
U3000
Q4500
U5301_RF
L5410_RF
L5112_RF
L5122_RF
L2070
L2080L4000
UQPL_RF
FLFBR_RF
F5202_RF
U5200_RF
FLDIP_RF
U2GPA_RF
ULASM_RF
UHASM_RF
Y_XO_RF
UDIVA_RF
U_VOX_RF
VR301_RF
C3626_RF
C3740
C3801_RF
C3815_RF
C3634_RF
C3635_RF
C3636_RF
F5203_RF
L5301_RF
L5302_RF
T5301_RF
L5303_RF
Y2200
U3020
820-5507-A
C4024
C4025
R4021
C4026
BOT
TOP
N71位置图
BOM 639-00266 (SUPREME,DB30)BOM 639-01056 (BETTER,B30)BOM 639-01057 (ULTRA,B30)BOM 639-01058 (SUPREME,B30)BOM 639-01098 (BETTER,DB30C)
BOM 639-00265 (ULTRA,DB30)
BOM 939-01627 (BETTER,DARWIN)
SCH 051-1902
BRD 820-5507MCO 056-01060
BOM 639-00263 (BETTER,DB30)
BOM 639-01099 (SUPREME,DB30C)BOM 639-01100 (ULTRA,DB30C)
N71 MLB - PVT OK2FAB
1 OF 59
CAMERA:FOREHEAD FLEX B2B
CELLULAR BASEBAND: GPIOS
CELLULAR BASEBAND: CONTROL AND INTERFACES
SOC:POWER (1/3)
SYSTEM POWER:PMU (3/3)
LAST_MODIFICATION=Tue Jul 21 11:39:02 2015
DISPLAY:POWER
TOUCH:ORB & MESA B2B WIFI/BT: WIFI/BT MODULE
CELLULAR FRONT END: DIVERSITY
55
SOC:CAMERA & DISPLAY
7
CELLULAR TRANSCEIVER: POWER
TABLE OF CONTENTS
SYSTEM POWER:PMU (1/3)
30 SYSTEM POWER:BATTERY CONN
SENSORS:MOTION SENSORS
AUDIO:CALTRA CODEC (1/2)
58
CAMERA:REAR CAMERA B2B
38
CELLULAR BASEBAND: POWER1
CELLULAR PMU: SWITCHERS AND LDOS
CELLULAR PMU: ET MODULATOR
CELLULAR TRANSCEIVER: PRX PORTS
CELLULAR TRANSCEIVER: DRX/GPS PORTS
WLAN LAT 2.4GHZ BAW BPF
DISPLAY:KEPLER B2B
ELNA & UAT ANT FEED
FE: ANT CONNECTORS AND UAT TUNER
56
57
6
1
CELLULAR FRONT END: 2G PA
46
CAMERA:STROBE DRIVER
37
5
3
7
35
SOC:OWL
NAND
AUDIO:SPEAKER DRIVER
AUDIO:ARC DRIVER
I/O:TRISTAR 2
SIM
STOCKHOLM
46
45
42
41
40
38
36
35
33
31
24
23
22
21
20
13
10
11
9
8
4
3
1
30
29
24
23
21
20
18
17
16
15
14
13
11
10
2
4
8
9
49
47
32
33
34
39
40
41
45
44
47
48
49
50
51
52
53
54
59
12
26
42
CELLULAR TRANSCEIVER: TX PORTS
page1
36
22
1512 SOC:POWER (3/3)
SYSTEM:N71 SPECIFIC
CELLULAR FRONT END: MB-HB ASM
CELLULAR FRONT END: LB ASM
CELLULAR FRONT END: HB PAD
27
37 AUDIO:CALTRA CODEC (2/2)
32
SYSTEM:MECHANICAL
31
CELLULAR BASEBAND: POWER2
SYSTEM POWER:PMU (2/3)
I/O:DOCK FLEX B2B
I/O:BUTTON FLEX B2B
SOC:POWER (2/3)
SOC:JTAG,USB,XTAL
43
DEBUG CONN & TEST POINTS
SYSTEM POWER:CHARGER
19
25
28
CELLULAR PMU: CONTROL AND CLOCKS
SYSTEM:BOM TABLES
BASEBAND:RADIO SYMBOL
CELLULAR FRONT END: LB PAD
CELLULAR FRONT END: MB PAD
SOC:SERIAL & GPIO
SOC:PCIE6
SCHEM,SINGLE,BRD,N71
051-1902
2015-07-210004536627A PRODUCTION RELEASED
1 OF 49
A.0.0
TABLE OF CONTENTS
TABLE
CONTENTS SYNCSYNC<CSA>PAGE DATE PAGE DATECONTENTS <CSA>
PROPRIETARY PROPERTY OF APPLE INC.
REVISION
ECNREV DESCRIPTION OF REVISION
DRAWING TITLE
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.
CKAPPD
2 1
1245678
B
D
6 5 4 3
C
A
PAGE
C
A
D
DATE
R
SHEET
DSIZEDRAWING NUMBER
BRANCH
7
B
3
II NOT TO REPRODUCE OR COPY IT
IV ALL RIGHTS RESERVED
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
8
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
THE INFORMATION CONTAINED HEREIN IS THE
NOTICE OF PROPRIETARY PROPERTY:
Apple Inc.
S3E NAND BOM OPTIONS
CARBON/ACCEL BOM OPTIONS
SCHEMATIC & PCB BOM CALLOUTS
SHIELD PART NUMBERS
ALTERNATE BOM OPTIONS
ACTIVE DIODE ALTERNATE
USED ~9 TIMES IN DESIGN.
USED ~8 TIMES IN DESIGN.
USED ~17 TIMES IN DESIGN.
USED ~9 TIMES IN DESIGN.
USED ~2 TIMES IN DESIGN.
USED ~12 TIMES IN DESIGN.
USED ~11 TIMES IN DESIGN.
USED ~17 TIMES IN DESIGN.
USED ~61 TIMES IN DESIGN.
SOC ALTERNATES
USED ~116 TIMES IN DESIGN.
USED ~3 TIMES IN DESIGN.
USED ~63 TIMES IN DESIGN.
USED ~7 TIMES IN DESIGN.
USED ~63 TIMES IN DESIGN.
USED ~116 TIMES IN DESIGN.
USED ~19 TIMES IN DESIGN.
NOT ALL REFERENCE DESIGNATORS LISTED.
SOC/PMU SUB BOMS
INDUCTOR SUB BOMS
USED ~7 TIMES IN DESIGN.
USED ~4 TIMES IN DESIGN.
POWER INDUCTOR ALTERNATES
2 OF 59
3 OF 49
A.0.0
051-1902
1 EEEE_G2KM EEEE_16G_DB30CRITICAL825-6838 EEEE CODE FOR 639-00263
CRITICALEEEE_G2KN825-6838 1 EEEE_64G_DB30EEEE CODE FOR 639-00265
825-6838 CRITICAL EEEE_128G_DB30EEEE_G2KLEEEE CODE FOR 639-002661
1 EEEE_GKF9825-6838 CRITICAL EEEE_16G_B30EEEE CODE FOR 639-01056
CRITICALPCB1 ?PCBF,SINGLE_BRD,N71820-5507
CRITICAL ?SCH1 SCH,SINGLE_BRD,N71051-1902
CRITICALEEEE_GKF81 EEEE_128G_B30EEEE CODE FOR 639-01058825-6838
NAND,1YNM,16GX8,S3E,64G,T,SLGA701 CRITICAL335S00039 U1500 NAND_16G
155S0653 FERR BD,33 OHM,25%,750MA,0.09DCR,0201155S0511 FL4600ALTERNATE
TAIYO 2016 1.0UH 0.65MM152S00120 L2070ALTERNATE152S00077 M PROD FUSED, H DRAM, SCKMALTA339S00124339S00128 U0600
339S00124 M PROD FUSED, S DRAM, SCKMALTA U0600339S00129
L2000,L2002,L2010,L2012,L2020,L2030 TAIYO152S00117 IND,PWR,SHLD,1.0UH,3.6A,0.060 OHM,20166
COMMONSUBBOM_INDSUBBOM,SINGLE,BRD,CYNTEC,N711685-00081
CYNTEC152S00074 L2000,L2002,L2010,L2012,L2020,L2030IND,PWR,SHLD,1.0UH,3.6A,0.060 OHM,20166
CYNTEC152S00074 IND,PWR,SHLD,1.0UH,3.6A,0.060 OHM,2016 L2040,L2050,L2300,L3300,L40215
152S00081 CYNTECIND,PWR,SHLD,0.47UH,3.8A,0.048 OHM,2012 L2001,L2003,L2011,L2013,L2021,L20416
TAIYO152S00117 IND,PWR,SHLD,1.0UH,3.6A,0.060 OHM,2016 L2040,L2050,L2300,L3300,L40215
IND,PWR,SHLD,0.47UH,3.8A,0.048 OHM,2012 TAIYO152S00121 L2001,L2003,L2011,L2013,L2021,L20416
ALTERNATE685-00081685-00080 SUBBOM_IND SUBBOM,SINGLE,BRD,TAIYO,N71
SYSTEM:BOM TABLES
SUBBOM_SOC1685-00069 COMMONSUBBOM,SINGLE,BRD,MAUI,N71
1 U2000 MAUIIC,PMU,ANTIGUA,A0,D2255A1,OTP-AL,WLCSP380338S00120
118S0631 R0730 MAUIRES,MF,100 OHM,1%,1/32W,010051
MAUI131S0307 C0730CAP,CER,NP0/C0G,100PF,5%,16V,010051
U0600 MAUI1 PROD FUSED, H DRAM339S00112
MAUI1117S0161 RES,MF,0 OHM,1/32W,01005 R0651
U2000IC,PMU,ANTIGUA,D2255A1,OTP-ZL,WLCSP3801 MALTA338S00122
MALTA118S00009 1 R0730RES,MF,3.01KOHM,1%,1/32W,01005
131S0307 1 CAP,CER,NP0/C0G,100PF,5%,16V,01005 NOSTUFFC0730
MALTAM DEV FUSED, M DRAM U06001339S00124
1 MALTARES,MF,330 OHM,1%,1/32W,01005118S00025 R0651
SUBBOM_SOC SUBBOM,SINGLE,BRD,MALTA,N71685-00069 ALTERNATE685-00070
U0600 PROD FUSED, M DRAM339S00113 MAUI339S00112
339S00112 U0600 PROD FUSED, S DRAM339S00114 MAUI
339S00124339S00126 M PROD FUSED, S DRAM, ATKMALTA U0600
339S00124339S00127 M PROD FUSED, M DRAM, SCKMALTA U0600
339S00124 M PROD FUSED, H DRAM, ATKMALTA U0600339S00125
C0610 TY,2.2UF,0201138S00032 ALTERNATE138S0831
ALTERNATE C0610138S00049 KYOCERA,2.2UF,0201138S0831
ALTERNATE FL3100155S0513155S0660 MURATA,FERR,22-OHM
TY,15UF,0402ALTERNATE138S00003 C2000138S00005
ALTERNATE138S00003 C2000138S00048 KYOCERA,15UF,0402
138S0702 138S0657 ALTERNATE C2111 MURATA,4.3UF,0610
R2250118S0717 PANASONIC,3.92K-OHM,0201ALTERNATE118S0764
ALTERNATE138S0835138S00006 TY,4.3UF,0402C1106
EEEE CODE FOR 639-01057825-6838 1 CRITICALEEEE_GKFC EEEE_64G_B30
825-6838 1 EEEE CODE FOR 639-01098 CRITICAL EEEE_16G_DB30CEEEE_GLHLALTERNATE152S1929 L2060 CYNTEC,1UH,1608152S2052
TDK,FERR,240-OHM,0201ALTERNATE155S0581155S00067 FL4200
DZ3150377S0140 TDK,VARISTOR,6.8V,100PF,01005377S0168 ALTERNATE
FL3110155S0453155S0773 ALTERNATE TY,FERR,120-OHM,01005
155S00009 ALTERNATE155S00012 L3100 MURATA,CHOKE,65-OHM,0605
C3302_RF138S0945 ALTERNATE138S0739 KYOCERA,CAP,CER,1UF,20%,10V,X5R,0201
ALTERNATE138S0706 C3302_RF138S0739 MURATA,CAP,CER,1UF,20%,10V,X5R,0201
155S00068 ALTERNATE FL1280 FERR BD,100 OHM,25%,100MA,2 OHM,01005155S00095
132S0400 132S0436 ALTERNATE CAP,CER,X5R,0.22UF,20%,6.3v,01005C1280
TY,4.7UF,0402ALTERNATE138S0652138S0648 C3650
155S0960 ALTERNATE155S0941 FEER BD,70 OHM,25%,300MA,0.4 DCR,01005FL3151
138S0986138S00024 ALTERNATE C1107 CAP,CER,3-TERM,7.5UF,20%,4V,0402
335S0946 IC,EEPROM,16KX8,1.8V,I2C,WLCSP4ALTERNATE U0900335S00066
ALTERNATE152S00118 TAIYO 2016 1.2UHL3700152S00075
376S00106 376S00047 ALTERNATE Q2300 DIODES INC. ACT DIODE
1 COMMON806-02895 SHIELD,EMI,UPPER FRONT,WTOP,N71 SH0500
SHIELD,EMI,LOWER FRONT,CLOSED,NOMU,N71 SH05011806-04588 COMMON
1 SH0503806-02897 SHIELD,EMI,UPPER BACK,WTOP,N71 COMMON
COMMON806-02898 1 SH0504SHIELD,EMI,LOWER BACK,WTOP,N71
SHIELD,EMI,SA,OPEN,N711 SH0502 COMMON806-03994
EEEE CODE FOR 639-01100 EEEE_GLHR1 CRITICAL825-6838 EEEE_64G_DB30C
EEEE_GLHM825-6838 EEEE CODE FOR 639-01099 CRITICAL EEEE_128G_DB30C1
EEEE_GR09 CRITICAL EEEE_16G_DARWIN825-6838 EEEE CODE FOR 939-016271
NAND,1YNM,128GX8,S3E,TLC,128G,H,SLGA70335S00079 1 U1500 NAND_128GCRITICAL
335S00075 NAND,1YNM,64GX8,S3E,MLB,64G,H,SLGA70 U15001 NAND_64GCRITICAL
335S00039335S00074 NAND_16G U1500 HYNIX 16G SLGA70 C DIE
NAND_64G335S00075335S00078 U1500 HYNIX 64G SLGA70
SANDISK 128G SLGA70U1500335S00065 NAND_128G335S00079
U1500335S00064 NAND_64G SANDISK 64G SLGA70 1Z335S00075
NOSTUFFR3031117S0202 1 RES,MF,20 OHM,5%,1/32W,01005
NOSTUFF338S1163 U30301 IC,ACCEL,3-AXIS,DIG,BMA282,LGA14
NOSTUFFRES,MF,20 OHM,5%,1/32W,01005117S0202 R30301
NOSTUFFRES,MF,20 OHM,5%,1/32W,01005 R30321117S0202
C3031CAP,CER,X5R,2.2UF,20%,6.3V,0201138S0831 NOSTUFF1
C3032132S0316 NOSTUFF1 CAP,CER,X5R,0.1UF,20%,6.3V,01005
U3010 INVENSENSE_CARBON1338S00017 IC,CARBON,MPU-6700-12,LGA16
INVENSENSE_CARBON1117S0202 R3031RES,MF,20 OHM,5%,1/32W,01005
INVENSENSE_CARBON1 R3030117S0202 RES,MF,20 OHM,5%,1/32W,01005
U3030 INVENSENSE_CARBON1338S1163 IC,ACCEL,3-AXIS,DIG,BMA282,LGA14
INVENSENSE_CARBON1117S0202 R3032RES,MF,20 OHM,5%,1/32W,01005
INVENSENSE_CARBON1 C3031138S0831 CAP,CER,X5R,2.2UF,20%,6.3V,0201
INVENSENSE_CARBON1 C3032132S0316 CAP,CER,X5R,0.1UF,20%,6.3V,01005
338S00087 1 INVENSENSE_STANDALONE_CARBONU3010IC,CARBON 1.1,MPU-6800-00,LGA16
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
PART# DESCRIPTIONQTY
TABLE_5_HEAD
BOM OPTIONREFERENCE DESIGNATOR(S)
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_HEAD
COMMENTS:REF DESBOM OPTIONPART NUMBER ALTERNATE FORPART NUMBER
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
PART# DESCRIPTIONQTY
TABLE_5_HEAD
BOM OPTIONREFERENCE DESIGNATOR(S)
TABLE_5_ITEM
TABLE_ALT_ITEM
TABLE_ALT_HEAD
COMMENTS:REF DESBOM OPTIONPART NUMBER ALTERNATE FORPART NUMBER
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_HEAD
COMMENTS:REF DESBOM OPTIONPART NUMBER ALTERNATE FORPART NUMBER
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_HEAD
COMMENTS:REF DESBOM OPTIONPART NUMBER ALTERNATE FORPART NUMBER
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_ALT_HEAD
COMMENTS:REF DESBOM OPTIONPART NUMBER ALTERNATE FORPART NUMBER
TABLE_5_ITEM
PART# DESCRIPTIONQTY
TABLE_5_HEAD
BOM OPTIONREFERENCE DESIGNATOR(S)
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
PART# DESCRIPTIONQTY
TABLE_5_HEAD
BOM OPTIONREFERENCE DESIGNATOR(S)
TABLE_5_ITEM
TABLE_5_ITEM
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
PART# DESCRIPTIONQTY
TABLE_5_HEAD
BOM OPTIONREFERENCE DESIGNATOR(S)
TABLE_ALT_ITEM
TABLE_ALT_HEAD
COMMENTS:REF DESBOM OPTIONPART NUMBER ALTERNATE FORPART NUMBER
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
PART# DESCRIPTIONQTY
TABLE_5_HEAD
BOM OPTIONREFERENCE DESIGNATOR(S)
TABLE_ALT_ITEM
TABLE_ALT_ITEMTABLE_ALT_ITEM
TABLE_ALT_HEAD
COMMENTS:REF DESBOM OPTIONPART NUMBER ALTERNATE FORPART NUMBER
TABLE_ALT_ITEM
TABLE_5_ITEM
REFERENCE DESIGNATOR(S)QTY DESCRIPTIONPART#
TABLE_5_HEAD
BOM OPTIONCRITICAL
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
REFERENCE DESIGNATOR(S)QTY DESCRIPTIONPART#
TABLE_5_HEAD
BOM OPTIONCRITICAL
BOARD_ID[4:0]
1001 DVT
1010 CARRIER 2 (I2C0 SCL)
SELECTED -->
111 FAST SPI0 TEST MODE
110 SLOW SPI0 TEST MODE
SELECTED -->
SELECTED -->
FLOAT=LOW, PULLUP=HIGH
BOOT_CONFIG[2:0]
010 NVME0 x2 MODE
001 SPI0 TEST MODE
00101 N71 DEV
BOARD_REV[3:0]
1101 EVT
1100 EVT DOE 3 (MAMBA LDO)
1111 PROTO1
1110 PROTO2
FLOAT=LOW, PULLUP=HIGH
1011 CARRIER
FLOAT=LOW, PULLUP=HIGH
00100 N71 MLB
00110 N66 MLB
000 SPI0
2. PLUG IN E75 CABLE TO FORCE DFU
1. FROM OFF MODE SHORT TP07 TO PP07
FORCE DFU PROCEDURE:
SOC & BB RESET
SUPER SCREW
LCM
TRISTAR DEBUG UART
E75
AMUX
VBATT
MOJAVE
MAMBA
0xB0
0X631100011XLED DRIVER
ISP I2C0
RESET
I2C2
0x581011000XDOPPLER
I2C0
POWER GROUND
7-BIT HEX
RESISTOR STUFF = HIGH '1'
RESISTOR NOSTUFF = LOW '0'
011 NVME0 x2 TEST MODE
0XE8
0X27 0X4E
8-BIT HEX
0X75TIGRIS
ARC DRIVER 1000001X 0X41 0X82
SPEAKER AMP 1000000X 0X40
TRISTAR 0X1A 0X340011010X
0X29 0X52
0X80
ALS 0101001X
DISP EEPROM 0X51 0XA2
UNUSED N/A N/A N/A
0XC6
TBD TBDTBD
1110101X
0x60 0xC01100000X
ISP I2C1 FRONT CAM 0X100010000X 0X20
MESON 1000000X 0x40 0x80
SEP I2C SEP EEPROM 1010001X 0x51 0xA2
I2C1
I2C BUS
TOUCH I2C
OWL
REAR CAM
VBUS
POWER
ACCESSORY POWER
TESTPOINTS
TRISTAR USB
TRISTAR ACCESSORY ID
0XEA
DEVICE
ANTIGUA PMU
0100111X
1110100X
N71 I2C DEVICE MAPBINARY
0X74
1010001X
CHESTNUT
1100010X 0X62 0XC4MUON
BOOT CONFIG
DFU
BOARD ID
BOOTSTRAPPING:BOARD REV
101 NVME0 x1 TEST MODE
100 NVME0 x1 MODE
3 OF 59
VOLTAGE=0V
4 OF 49
A.0.0
051-1902
BOOT_CONFIG2
BOOT_CONFIG1
BOARD_REV1
BOARD_REV2
PP_LCM_BL_CAT1_CONN
TRISTAR_CON_DETECT_L
PP_TRISTAR_ACC2
PP_TRISTAR_ACC1
TRISTAR_DP2_CONN_P
TRISTAR_DP1_CONN_N
PMU_AMUX_BY
PP_LCM_BL_ANODE_CONN
MESA_TO_BOOST_EN
PMU_AMUX_AY
BOOT_CONFIG0
PP16V5_MESA
PP_LCM_BL_CAT2_CONN
PP5V0_USB
BOARD_ID4
BOARD_ID3
BOARD_ID2
BOARD_ID0
TRISTAR_DP2_CONN_N
TRISTAR_DP1_CONN_P
PP_BATT_VCC
PMU_TO_SYSTEM_COLD_RESET_L
DFU_STATUS
FORCE_DFU
PP1V8
BOARD_REV0
BOARD_REV3
BOARD_ID1
PP1V8
SYSTEM:N71 SPECIFIC
ROOM=TEST
TP-P55
TP051
NOSTUFF
MF 1/32W
1.00K
5%
ROOM=SOC
01005
R0411 1 2
R041001005
ROOM=SOC1.00K
5% 1/32WMF
1 2
NOSTUFF
1/32W5%01005 MF
ROOM=SOCR0409 1 2 1.00K
TP-P55ROOM=TEST
TP141
8
8
8
8
8
8
8
8
8
8
8
8
5%
ROOM=SOC1.00K
MF01005 1/32W
R0400 1 2
01005
NOSTUFF
1/32W
ROOM=SOC
5%
1.00KMF
R0401 1 2
MF
R04021/32W5%
ROOM=SOC1.00K1 2
NOSTUFF
01005
21R0404 1.00K1/32W5%MF
ROOM=SOC
01005
NOSTUFF
1.00K01005 MF 5% 1/32W
R0403 1 2ROOM=SOC
1/32W01005
ROOM=SOC
MF 5%
R0406 1 2 1.00K
ROOM=SOC1.00K
01005 5%MF
1 2
NOSTUFFR0405
1/32W
ROOM=SOCNOSTUFF
01005 5%MF 1/32W
1.00KR0407 1 2
NOSTUFFROOM=SOC
01005 MF
R0408 1 2
5% 1/32W
1.00K
ROOM=TEST
TP-P55
TP071
TP-P55ROOM=TEST
TP161
TP-P55ROOM=TEST
TP061
TP-P55ROOM=TEST
TP171
ROOM=TESTTP-P6
TP031
ROOM=TEST
TP-P6
TP001
TP-P6ROOM=TEST
TP011
TP22TP-P55
ROOM=TEST
1
TP-P55ROOM=TEST
TP211
TP-P55ROOM=TEST
TP201
TP-P55ROOM=TEST
TP151
TP-P55ROOM=TEST
TP131
TP-P55ROOM=TEST
TP121
TP-P55ROOM=TEST
TP111
TP-P55ROOM=TEST
TP101
TP-P55ROOM=TEST
TP091
TP-P55ROOM=TEST
TP081
ROOM=TEST
TP-P55
TP191
TP-P55ROOM=TEST
TP181
PP08P4MM-NSM
ROOM=TEST
SM1
ROOM=TEST
PP07SM
1
P4MM-NSM TP-P80
ROOM=TEST
TP231
TP-P6ROOM=TEST
TP021
29
31 30
31 30
31 30
31 30
31 30
16
29
28 27
16
28 27
29
31 30 17
31 30
31 30
18 17
33 16 9 5
33 8
33 8
33 29 21 20 17 14 13 12 9 8 7 6 5 3
33 29 21 20 17 14 13 12 9 8 7 6 5 3
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
A
A
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
PP
PP
A
A
860-00096
860-00109
806-02971
SHIM WASHER
860-7846
NORTH DC CURRENT BLOCKING CAPS
FIDUCIALSSTOCKHOLM FEED
TOP-SIDE
806-01802
BOTTOM-SIDE
TODO:UPDATE REF DES
SOUTH TUBE STANDOFF
860-7862
860-8396
DUAL RF COAX CLIP
SOUTH DC CURRENT BLOCKING CAPS
LOWER SHIELD
PENINSULA STANDOFFS
UPPER SHIELD
UPPER SHIELD
860-00111860-00111
PLATED SLOTTED THRU-HOLE
LOWER SHIELD
SA SHIELD
4 OF 59
5 OF 49
A.0.0
051-1902
SOUTH_AC_GND_SCREW
AP_TO_STOCKHOLM_ANT
50_AP_WIFI_5G_CONN_ANT
NORTH_AC_GND_SCREW
SOUTH_AC_GND_SCREW
50_AP_UAT_FEED
NORTH_AC_GND_SCREW
SYSTEM:MECHANICAL
1
CL0502
SL-1.20X0.40-1.50X0.70-NSP
TH-NSP
2
1 C0553
16V5%
01005NP0-C0G
100PF
ROOM=ASSEMBLY
2
1 C0551
16V5%
01005NP0-C0G
100PF
ROOM=ASSEMBLY
1
BS0508
RING-TH1
ROOM=ASSEMBLY
2.7X1.94X0.25
1
FD0515FID
ROOM=ASSEMBLY
0P5SQ-SMP3SQ-NSP
1
FD0514
0P5SQ-SMP3SQ-NSP
ROOM=ASSEMBLY
FID
1
FD0512
0P5SQ-SMP3SQ-NSP
ROOM=ASSEMBLY
FID
1
FD0511FID
ROOM=ASSEMBLY
0P5SQ-SMP3SQ-NSP
1
FD0510
ROOM=ASSEMBLY
0P5SQ-SMP3SQ-NSPFID
1
FD0505
0P5SM1P0SQ-NSPFID
ROOM=ASSEMBLY
1
FD0513
ROOM=ASSEMBLY
0P5SQ-SMP3SQ-NSPFID
1
FD0504
0P5SM1P0SQ-NSP
ROOM=ASSEMBLY
FID
2
1 C0550
ROOM=ASSEMBLY01005
10VX7R-CERM
10%220PF
2
1 C0552
ROOM=ASSEMBLY01005
10%220PF
X7R-CERM10V
1
BS0506ROOM=ASSEMBLYSTDOFF-2.2OD0.25H-0.50-1.70
STDOFF-2.56OD1.4ID.99H-SMROOM=ASSEMBLY
1
BS0505
1
BS0500STDOFF-2.70OD1.84ID-0.88H-TH
ROOM=ASSEMBLY
2
1 C054010%10V
01005X7R-CERM
220PF
ROOM=ASSEMBLY
2
1 C0541
16V5%
01005NP0-C0G
100PF
ROOM=ASSEMBLY
2
1 C0542
01005ROOM=ASSEMBLY
56PF
NP0-C0G
5%16V
2
1 C0543
ROOM=ASSEMBLY
4.7PF
NP0-C0G01005
16V+/-0.1PF
1
FD0503FID
0P5SM1P0SQ-NSP
ROOM=ASSEMBLY
1 CL0501
CLIP-RETENTION-COAX-DOUBLE
SM
ROOM=ASSEMBLY
1 BS0503STDOFF-2.6OD0.81H-TH
ROOM=ASSEMBLY
STDOFF-2.85OD1.4ID-0.84H
1 BS0502
ROOM=ASSEMBLY
1BS0501STDOFF-2.85OD1.4ID-0.84H
ROOM=ASSEMBLY
1
BS0507ROOM=ASSEMBLYSTDOFF-2.6OD0.5H-0.5-1.7-TH
1
FD0502
0P5SM1P0SQ-NSPFID
ROOM=ASSEMBLY
1
SH0504
OMIT_TABLE
ROOM=ASSEMBLY
SM
SHLD-EMI-LOWER-BACK-N61
1
SH0503
ROOM=ASSEMBLY
SM
OMIT_TABLE
SHLD-EMI-UPPER-BACK-N61
OMIT_TABLE
SH0502
SHLD-EMI-SA-N71ROOM=ASSEMBLY
1
SM
ROOM=ASSEMBLYSHLD-EMI-LOWER-FRONT-N61
OMIT_TABLE
SH05011
SM
ROOM=ASSEMBLY
1
SH0500
SHLD-EMI-UPPER-FRONT-N61
SM
OMIT_TABLE
1
FD0501FID
ROOM=ASSEMBLY
0P5SM1P0SQ-NSP
32 4
33
33
4
32 4
33
4
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
MAUI - USB, JTAG, XTAL
AS IT IS UNUSED VDD33_USB:3.14-3.46V @5mA MAX
VDD18_XTAL:1.62-1.98V @2mA MAX
VDD18_USB: 1.71-1.89V @20mA MAX
NOTE:LPDP RECEIVES UNFILTERED 1.2V
VDD12_PLL_SOC: 1.14-1.26V @12mA MAX
VDD12_PLL_LPDP:1.14-1.26V @2mA MAX
VDD12_PLL_CPU: 1.14-1.26V @2mA MAX
051-1902
A.0.0
6 OF 49
5 OF 59
VOLTAGE=1.2V
VOLTAGE=1.8V
VOLTAGE=0.0V
PP1V2_PLL
AP_TO_NAND_RESET_L
PP1V8
USB_REXT
PP3V3_USB
USB_AP_DATA_NUSB_AP_DATA_P
AP_TO_PMU_TEST_CLKOUT
AP_TO_PMU_WDOG_RESET
XTAL_AP_24M_OUT
PMU_TO_SYSTEM_COLD_RESET_L
SWD_DOCK_TO_AP_SWCLKSWD_DOCK_BI_AP_SWDIO
PMU_TO_OWL_ACTIVE_READY
PP1V8_XTAL
AP_TO_PMU_AMUX_OUT
PP1V2
USB_VBUS_DETECT
XTAL_AP_24M_IN
AP_XTAL_GND
SOC_24M_O
SOC:JTAG,USB,XTAL
SYNC_DATE=N/ASYNC_MASTER=N/A
AL35
AK35
Y33
AN20
AL34
AL21
C15
AP21
W19
T19
U20
F22
AF13
AP19
AP18
AR19
AT20
AT19
D15
C16
AN21
AN22
AR23
AF6
AN23
AC32
AB32
AB31
AA32
AA31
Y32
H32
AG25
AL22
AC31
H33
AP24
U0600
OMIT_TABLE
MAUI-2GB-25NM-DDR-H
SC58980B0B-A040
ROOM=SOC
FCMSP
CKPLUS_WAIVE=PWRTERM2GND
CRITICAL
1 PP0601SM
P3MM-NSM
ROOM=SOC
1 PP0600SM
ROOM=SOC
P3MM-NSM
1PP0610
ROOM=SOC
SMP3MM-NSM
16
2
1
01005ROOM=SOC
511K
MF1/32W1%
R0650
21
R0651
01005ROOM=SOC
0.00
0%1/32WMF
OMIT_TABLE
17
2
1 C061020%6.3VX5R-CERM
ROOM=SOC
2.2UF
02012
1C0611
20%0.1UF
01005
6.3VX5R-CERM
ROOM=SOC
21
FL0610
ROOM=SOC0201
1KOHM-25%-0.2A
13
16
16
30 27 16 9
33 16 9 3
30
30
30
30
2
1 C0651
01005ROOM=SOC
12PF
CERM
5%16V
31
42
CRITICALROOM=SOC
Y06001.60X1.20MM-SM
24.000MHZ-30PPM-9.5PF-60OHM
2
C0650
CERM16V
ROOM=SOC
12PF
01005
5%
1
2
1C0601
20%0.1UF
01005
6.3VX5R-CERM
ROOM=SOC
2
1C062020%0.1UF
01005
6.3V
ROOM=SOC
X5R-CERM
21
XW0650SHORT-10L-0.1MM-SM
ROOM=SOC
2
1C0612
20%0.1UF
01005
6.3VX5R-CERM
ROOM=SOC
2
1C0603
01005X5R6.3V
ROOM=SOC
0.01UF10%
21
R0600
1/32WMF
0.00
ROOM=SOC01005
0%
2
1 C0602
01005X5R6.3V
0.01UF
ROOM=SOC
10%2
1 C0600
20%0.1UF
01005
6.3VX5R-CERM
ROOM=SOC
2
1R0640
01005ROOM=SOC
MF
1%1/32W
200
33 29 21 20 17 14 13 12 9 8 7 6 3
15
15 7 6
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
SYM 1 OF 14
USB_D_N
USB_D_P
S3E_RESET*
TST_CLKOUT
HOLD_RESET
TESTMODE
WDOG
XO0
XI0
USB_REXT
FUSE1_FSRC
FUSE2_FSRC
COLD_RESET*
JTAG_TCK
JTAG_TMS
JTAG_TDI
CFSB
JTAG_TRST*
JTAG_TDO
UH2_HSIC1_DATA
UH1_HSIC0_DATA
UH1_HSIC0_STB
JTAG_SEL
UH2_HSIC1_STB
USB_ID
VDD12_UH1_HSIC0
VDD12_UH2_HSIC1
VDD18_XTAL
VDD33_USB
VDD12_PLL_LPDP
ANALOGMUX_OUT
USB_VBUS
VDD18_USB
VDD12_PLL_CPU
VDD12_PLL_SOC
PP
PP
PP
OUT
IN
OUT
OUT
OUT
IN
IN
IN
BI
BI
BI
NC
NC
NC
NC
NC
NC
NC
NC
MAUI - PCIE INTERFACES
NOTE:CLKREQ_L PULL-UP FOR BB IN RADIO_MLB_MIMO SECTION
VDD085_PCIE:0.802-TBDV @TBDmA MAX
PCIE LINK 2
PCIE LINK 0
PCIE LINK 1
XW TO ISOLATE C0442,3 FROM C0740,1.
VDD12_PCIE_TXPLL: 1.08-1.32V @10mA MAX
VDD12_PCIE: 1.14-1.26V @115mA MAX
VDD12_PCIE_REFBUF:1.08-1.26V @50mA MAX
6 OF 59
VOLTAGE=1.2V
7 OF 49
A.0.0
051-1902
PCIE_RCAL_N
PCIE_BB_TO_AP_RXD_C_N
PP1V2_XWPP1V2 PP_FIXED
PCIE_AP_TO_NAND_TXD0_C_PPCIE_AP_TO_NAND_TXD0_C_N
PCIE_NAND_TO_AP_RXD0_NPCIE_NAND_TO_AP_RXD0_C_PPCIE_NAND_TO_AP_RXD0_C_N
PCIE_NAND_TO_AP_RXD1_C_PPCIE_NAND_TO_AP_RXD1_C_N
PCIE_NAND_TO_AP_RXD0_P
PCIE_EXT_C
PCIE_AP_TO_NAND_TXD1_C_N
PCIE_AP_TO_NAND_TXD0_PPCIE_AP_TO_NAND_TXD0_N
PCIE_AP_TO_NAND_REFCLK_N
PCIE_AP_TO_WLAN_REFCLK_P
PCIE_AP_TO_NAND_TXD1_C_P
PCIE_WLAN_TO_AP_RXD_C_P
PCIE_WLAN_TO_AP_RXD_C_N
PCIE_AP_TO_WLAN_TXD_C_PPCIE_AP_TO_WLAN_TXD_C_N
PCIE_BB_TO_AP_RXD_C_P
PCIE_AP_TO_BB_TXD_C_P
PCIE_AP_TO_BB_TXD_C_N
PCIE_RCAL_P
PCIE_AP_TO_BB_REFCLK_N
PCIE_BB_BI_AP_CLKREQ_L
PCIE_NAND_TO_AP_CLKREQ_L
PCIE_WLAN_TO_AP_CLKREQ_L
PCIE_AP_TO_WLAN_RESET_L
PCIE_AP_TO_BB_RESET_L
PCIE_AP_TO_NAND_RESET_L
PCIE_AP_TO_NAND_REFCLK_P
PCIE_AP_TO_WLAN_REFCLK_N
PCIE_AP_TO_BB_REFCLK_P
PCIE_AP_TO_BB_TXD_N
PCIE_BB_TO_AP_RXD_NPCIE_BB_TO_AP_RXD_P
PCIE_AP_TO_BB_TXD_P
PCIE_AP_TO_WLAN_TXD_NPCIE_AP_TO_WLAN_TXD_P
PCIE_WLAN_TO_AP_RXD_N
PCIE_WLAN_TO_AP_RXD_P
PCIE_AP_TO_NAND_TXD1_PPCIE_AP_TO_NAND_TXD1_N
PP1V8
PCIE_NAND_TO_AP_RXD1_PPCIE_NAND_TO_AP_RXD1_N
SOC:PCIE
SYNC_MASTER=N/A SYNC_DATE=N/A
21
XW0740SHORT-10L-0.1MM-SM
ROOM=SOC
AJ27
AK27
AJ24
AL29
AJ29
AL23
AJ25
AH28
AL26
AJ26
AL27
AL24
AK25
AK28
AR24
AT24
AT26
AR26
AT28
AR28
AT31
AR31
AT32
AR32
AT29
AR29
AM25
AN25
AM26
AN26
AM27
AN27
AM28
AN28
AM30
AN30
AM31
AN31
AM32
AN32
AN34
AP34
AN35
AP35
AT30
AR30
AR11
AP11
AT10
AR10
AR33
AT33
AP29
AT12
AR12
AP12
AT11
U0600
OMIT_TABLE
MAUI-2GB-25NM-DDR-H
CRITICAL
ROOM=SOC
FCMSP
SC58980B0B-A040
2
1R0722NOSTUFF
100K
1/32W
ROOM=SOC
MF
5%
010052
1R0721
ROOM=SOC
1/32W
100K
MF
5%
010052
1R0720100K
ROOM=SOC
1/32WMF
5%
01005
33
33
13
33
33
33
33
13
13
2
1R0700100K
1/32W
ROOM=SOC
MF
5%
01005 2
1R0701100K
1/32WMF
ROOM=SOC
5%
01005 2
1R0702
1/32WMF
100K
ROOM=SOC
5%
01005
33
33
13
2
1R0730OMIT_TABLE
01005
100
ROOM=SOC
MF1/32W1%
2
1 C0730OMIT_TABLE
01005
16V5%100PF
NP0-C0G
ROOM=SOC
33
33
33
33
21C0718ROOM=SOC
6.3VX5R-CERM01005
0.1UF20%
21C0716ROOM=SOC
6.3VX5R-CERM01005
0.1UF20%
21C0715ROOM=SOC
6.3VX5R-CERM01005
0.1UF20%
21C0717ROOM=SOC
6.3VX5R-CERM01005
0.1UF20%
2
1 C0731
ROOM=SOC
X5R-CERM01005
0.1UF20%6.3V
33
33
33
33
13
13
13
13
13
13
21C0712ROOM=SOC
6.3VX5R-CERM01005
0.1UF20%
21C0711ROOM=SOC
6.3VX5R-CERM01005
0.1UF20%
21C0710ROOM=SOC
6.3VX5R-CERM01005
0.1UF20%
21C0709ROOM=SOC
6.3VX5R-CERM01005
0.1UF20%
21C0707ROOM=SOC
6.3VX5R-CERM01005
0.1UF20%
21C0708ROOM=SOC
6.3VX5R-CERM01005
0.1UF20%
C0706ROOM=SOC
6.3V 01005X5R-CERM
21 0.1UF20%
C0705ROOM=SOC
21
6.3VX5R-CERM01005
0.1UF20%
21C0704 0.1UFROOM=SOC
6.3VX5R-CERM01005
20%
13
13
21C0703ROOM=SOC
6.3VX5R-CERM01005
0.1UF20%
21C0702ROOM=SOC
6.3VX5R-CERM01005
0.1UF20%
21C0701ROOM=SOC
6.3VX5R-CERM01005
0.1UF20%
2
1 C0750
ROOM=SOC0201
2.2UF
X5R-CERM6.3V20%
2
1 C0740
X5R-CERM
ROOM=SOC
2.2UF
0201
6.3V20%
2
1 C0741
ROOM=SOC0201-1
1.0UF6.3VX5R
20%
2
1 C0752
ROOM=SOC
X5R-CERM6.3V
01005
0.1UF20%
2
1 C0743
ROOM=SOC01005X5R-CERM6.3V
0.1UF20%
2
1 C074220%0.1UF
01005
6.3VX5R-CERM
ROOM=SOC
2
1 C075120%
X5R6.3V
1.0UF
0201-1ROOM=SOC
15 7 5 14 11 7
33 29 21 20 17 14 13 12 9 8 7 5 3
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
SYM 2 OF 14
PCIE_RX4_P
VDD12_PCIE
PCIE_REF_CLK2_P
PCIE_REF_CLK1_N
PCIE_REF_CLK0_P
PCIE_PERST3*
PCIE_PERST0*
PCIE_PERST2*
PCIE_PERST1*
PCIE_CLKREQ3*
PCIE_CLKREQ1*
PCIE_CLKREQ0*
PCIE_CLKREQ2*
PCIE_RX_TX_BYPASS_CLK_P
PCIE_RX_TX_BYPASS_CLK_N
PCIE_EXT_REF_CLK_N
PCIE_EXT_REF_CLK_P
PCIE_REF_CLK3_N
PCIE_REF_CLK3_P
PCIE_REF_CLK2_N
PCIE_RCAL_N
PCIE_RCAL_P
PCIE_TX4_N
PCIE_TX4_P
PCIE_RX4_N
PCIE_TX3_N
PCIE_TX3_P
PCIE_RX3_N
PCIE_RX3_P
PCIE_TX2_N
PCIE_TX2_P
PCIE_RX2_N
PCIE_RX2_P
PCIE_TX1_N
PCIE_TX1_P
PCIE_RX1_P
PCIE_RX1_N
PCIE_TX0_P
PCIE_TX0_N
PCIE_EXT_C
PCIE_RX0_N
PCIE_REF_CLK1_P
PCIE_REF_CLK0_N
PCIE_RX0_P
VDD12_PCIE_TXPLL
VDD12_PCIE_REFBUF
VDD085_PCIE
NC
BI
BI
BI
NC
NC
OUT
OUT
OUT
OUT
OUT
OUT
NC
OUT
OUT
OUT
NC
NC
NC
NC
OUT
OUT
IN
IN
OUT
OUT
IN
IN
OUT
OUT
IN
IN
OUT
OUT
IN
IN
1.62-1.98V @23mA MAX
EVEN WHEN LPDP IS NOT USED
MAUI - CAMERA & DISPLAY INTERFACES
0.756-0.893V @11mA MAX
NOTE:VDD12_LPDP SHOULD BE POWERED
7 OF 59
8 OF 49
A.0.0
051-1902
AP_TO_RCAM_CLK
PP1V8
AP_TO_FCAM_CLK
MIPI_AP_TO_LCM_DATA1_P
MIPI_AP_TO_LCM_DATA0_P
MIPI_AP_TO_LCM_CLK_P
MIPI_AP_TO_LCM_DATA1_N
MIPI_AP_TO_LCM_DATA0_N
MIPI_AP_TO_LCM_CLK_N
MIPI_FCAM_TO_AP_DATA1_P
MIPI_FCAM_TO_AP_DATA0_P
MIPI_FCAM_TO_AP_CLK_P
MIPI_FCAM_TO_AP_DATA1_N
MIPI_FCAM_TO_AP_DATA0_N
MIPI_FCAM_TO_AP_CLK_N
MIPI_RCAM_TO_AP_DATA3_CONN_P
MIPI_RCAM_TO_AP_DATA2_CONN_P
MIPI_RCAM_TO_AP_DATA1_CONN_P
MIPI_RCAM_TO_AP_DATA0_CONN_P
MIPI_RCAM_TO_AP_CLK_CONN_P
MIPI_RCAM_TO_AP_DATA3_CONN_N
MIPI_RCAM_TO_AP_DATA2_CONN_N
MIPI_RCAM_TO_AP_DATA1_CONN_N
MIPI_RCAM_TO_AP_DATA0_CONN_N
MIPI_RCAM_TO_AP_CLK_CONN_N
I2C_ISP_BI_RCAM_SDAI2C_ISP_TO_RCAM_SCL
AP_TO_RCAM_SHUTDOWN_LAP_TO_RCAM_CLK_R
I2C_ISP_TO_FCAM_SCL
I2C_ISP_BI_FCAM_SDA
AP_TO_MUON_BL_STROBE_EN
AP_TO_STOCKHOLM_DWLD_REQUEST
AP_TO_FCAM_SHUTDOWN_LAP_TO_FCAM_CLK_R
FCAM_REXT
RCAM_REXT
LCM_REXT
PP1V8PP_FIXED
PP1V2
SYNC_DATE=N/ASYNC_MASTER=N/A
SOC:CAMERA & DISPLAY
F24
E27
E25
E23
A30
B30
A31
B31
A32
B32
A33
B33
D25
D24
A29
B29
AL4
H35
U0600
FCMSP
ROOM=SOC
CRITICAL
MAUI-2GB-25NM-DDR-H
SC58980B0B-A040
D13
E8
E13
E10
E14
E11
D8
E7
D10
C34
E34
C35
F33
F32
D32
D34
D33
D9
A7
B7
B6
A6
B4
A4
A3
B3
A5
B5
G35
D14
B19
A19
B17
A17
A18
B18
D12
B14
A14
A13
B13
A9
B9
B8
A8
A12
B12
G34
F35
G32
G31
U0600
SC58980B0B-A040
MAUI-2GB-25NM-DDR-H
CRITICALROOM=SOC
FCMSP
27
20
20
20
20
20
20
33
20
21
20
21
21
R0809
01005
33.21% MF
ROOM=SOC
1/32W
29
29
29
29
29
29
21
21
21
21
21
21
21
21
21
21
20
20
22 21
22 21
2
1R0807
01005ROOM=SOC
1.00K5%1/32WMF
2
1R0806
01005
1/32W5%
MF
1.00K
ROOM=SOC2
1R0805
01005
5%
MF
ROOM=SOC
1/32W
1.00K
2
1R0804
01005
1.00K
1/32WMF
5%
ROOM=SOC
2
1 C081520%0.1UF
01005X5R-CERM6.3V
ROOM=SOC
2
1 C081420%0.1UF
01005X5R-CERM6.3V
ROOM=SOC
2
1 C080220%0.1UF
01005X5R-CERM6.3V
ROOM=SOC
2
1R0802
01005ROOM=SOC
MF
1%4.02K
1/32W
2
1R0803
01005MF
ROOM=SOC
4.02K1%1/32W
2
1R0801
01005MF
ROOM=SOC
1/32W1%
4.02K
21
R0808
01005ROOM=SOC
MF1% 1/32W
33.2
2
1 C080120%0.1UF
01005X5R-CERM6.3V
ROOM=SOC
33 29 21 20 17 14 13 12 9 8 7 6 5 3
33 29 21 20 17 14 13 12 9 8 7 6 5 3 14 11 6
15 6 5
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
SYM 4 OF 14
LPDP_TX3_P
LPDP_TX3_N
LPDP_TX2_P
LPDP_TX2_N
LPDP_TX1_P
LPDP_TX1_N
LPDP_TX0_P
LPDP_TX0_N
VDD12_LPDP
LPDP_AUX_P
LPDP_AUX_N
EDP_HPD
DP_WAKEUP
LPDP_CAL_DRV_OUT
LPDP_CAL_VSS_EXT
SYM 3 OF 14
MIPID_DATA3_P
MIPID_DATA2_P
MIPID_DATA1_P
MIPID_DATA0_P
MIPID_CLK_P
MIPID_DATA3_N
MIPID_DATA2_N
MIPID_DATA1_N
MIPID_DATA0_N
MIPID_CLK_N
MIPI1C_DATA1_P
MIPI1C_DATA0_P
MIPI1C_CLK_P
MIPI1C_DATA1_N
MIPI1C_DATA0_N
MIPI1C_CLK_N
MIPI0C_DATA3_P
MIPI0C_DATA2_P
MIPI0C_DATA1_P
MIPI0C_DATA0_P
MIPI0C_CLK_P
MIPI0C_DATA3_N
MIPI0C_DATA2_N
MIPI0C_DATA1_N
MIPI0C_DATA0_N
MIPI0C_CLK_N
ISP_I2C0_SDA
ISP_I2C0_SCL
SENSOR0_RST
SENSOR0_CLK
ISP_I2C1_SCL
ISP_I2C1_SDA
SENSOR1_XSHUTDOWN
SENSOR0_XSHUTDOWN
SENSOR0_ISTRB
SENSOR1_RST
SENSOR1_ISTRB
SENSOR1_CLK
MIPICSI_MUXSEL
MIPI1C_REXT
MIPI0C_REXT
MIPID_REXT
VDD18_MIPI
VDD085_MIPI
OUT
NC
NC
NC
NC
NC
IN
IN
IN
IN
IN
IN
NC
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
BI
OUT
BI
OUT
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
(AP TO BB)
BRIEFLY SWITCHED TO PD TO CHECK STATE.
PIN J31 (UART7_RXD) SHOULD BE
STUFF R0911 FOR ANALOG PROX.
NOSTUFF R0911 FOR DOPPLER PROX.
I2C PROBE POINTSBUTTON PULL-UP RESISTORS
APN:335S0946
ANTI-ROLLBACK EEPROM
.
MAUI - GPIO & SERIAL INTERFACES
128kbit
8 OF 59
9 OF 49
A.0.0
051-1902
PP1V8
I2C2_AP_SCL
I2C1_AP_SCLI2C1_AP_SDA
PP1V8
I2C2_AP_SDA
I2C_SEP_BI_EEPROM_SDA
AP_TO_PMU_SOCHOT1_L
PMU_TO_AP_SOCHOT0_R_L
PP1V8
PP1V8_ALWAYS
PMU_TO_AP_SOCHOT0_L
SPI_AP_TO_CODEC_SCLK
I2C2_AP_SDA
I2C1_AP_SDA
I2C0_AP_SDA
I2C2_AP_SCL
I2C1_AP_SCL
I2C0_AP_SCL
SPI_AP_TO_MESA_MOSISPI_AP_TO_MESA_SCLK_R
AP_TO_NAND_SYS_CLK_R
AP_TO_NAND_SYS_CLK
SPI_TOUCH_TO_AP_MISO
SPI_AP_TO_TOUCH_CS_L
MESA_TO_AP_INT
SPI_AP_TO_TOUCH_SCLK
UART_AP_TO_BT_TXD
CAM_EXT_LDO_EN
AP_TO_HP_HS4_CTRL
TRISTAR_TO_AP_INT
UART_AP_DEBUG_TXD
BOARD_ID0
BOOT_CONFIG2
AP_TO_BB_MESA_UP_L
DFU_STATUS
AP_TO_HP_HS3_CTRL
AP_TO_BB_PCIE_DEV_WAKE
AP_TO_SPEAKERAMP_RESET_LAP_TO_SPEAKERAMP_STAYIN_ALIVE
BUTTON_VOL_UP_L
I2S_AP_TO_BT_LRCLK
UART_AP_TO_WLAN_TXD
FORCE_DFU
BUTTON_RINGER_A
I2S_AP_TO_CODEC_ASP_LRCLK
I2S_AP_TO_BB_LRCLK
I2S_AP_TO_CODEC_ASP_DOUT
I2S_CODEC_TO_AP_OWL_XSP_DIN
SPI_MESA_TO_AP_MISO
SPI_AP_TO_TOUCH_MOSI
I2S_AP_TO_ARC_MCLK_RI2S_AP_TO_BT_BCLK
I2S_AP_TO_CODEC_XSP_DOUT
I2S_BT_TO_AP_DIN
I2S_AP_TO_BB_BCLK
I2S_CODEC_TO_AP_ASP_DIN
I2S_AP_TO_CODEC_ASP_BCLK
ALS_TO_AP_INT_L
I2S_AP_TO_BB_DOUTI2S_BB_TO_AP_DIN
I2S_AP_TO_CODEC_MSP_BCLK
I2S_CODEC_TO_AP_MSP_DINI2S_AP_TO_CODEC_MSP_DOUT
I2S_AP_TO_CODEC_MSP_LRCLK
BOARD_ID2
BOARD_ID1
SPI_CODEC_TO_AP_MISOSPI_AP_TO_CODEC_MOSI
SPI_AP_TO_CODEC_CS_L
I2S_AP_TO_BT_DOUT
I2S_AP_TO_SPEAKERAMP_MCLK_R
I2S_AP_OWL_TO_CODEC_XSP_LRCLKI2S_AP_OWL_TO_CODEC_XSP_BCLKI2S_AP_TO_CODEC_MCLK_R
SPI_AP_TO_TOUCH_SCLK_R
I2C_SEP_TO_EEPROM_SCL
AP_TO_TOUCH_CLK32K_RESET_L
BUTTON_VOL_DOWN_LSPEAKERAMP_TO_AP_INT_L
UART_BT_TO_AP_RXD
BOARD_REV0
AP_TO_BB_RADIO_ON_L
BOOT_CONFIG1
BB_TO_AP_RESET_DETECT_L
AP_TO_STOCKHOLM_DEV_WAKEBOARD_ID3
NC_AP_TO_STOCKHOLM_SIM_SEL
AP_TO_LCM_RESET_L
AP_TO_LED_DRIVER_ENAP_TO_TOUCH_RESET_L
AP_TO_BT_WAKEAP_TO_BB_RESET_LPCIE_AP_TO_WLAN_DEV_WAKE
PROX_SELECT
UART_STOCKHOLM_TO_AP_RXD
SWI_AP_BI_TIGRIS
UART_WLAN_TO_AP_RXD
UART_AP_TO_STOCKHOLM_TXD
UART_ACCESSORY_TO_AP_RXDUART_AP_TO_ACCESSORY_TXD
UART_BT_TO_AP_CTS_LUART_AP_TO_BT_RTS_L
UART_STOCKHOLM_TO_AP_CTS_LUART_AP_TO_STOCKHOLM_RTS_L
UART_WLAN_TO_AP_CTS_LUART_AP_TO_WLAN_RTS_L
UART_AP_DEBUG_RXD
PMU_TO_AP_IRQ_L
SPI_AP_TO_MESA_SCLK
I2S_AP_TO_CODEC_MCLK
I2S_AP_TO_SPEAKERAMP_MCLKI2S_AP_TO_ARC_MCLK
BUTTON_HOLD_KEY_L
I2C_SEP_TO_EEPROM_SCL
PP1V8
I2C_SEP_BI_EEPROM_SDA
PP1V8
BUTTON_RINGER_A
PP1V8_ALWAYS
BUTTON_MENU_KEY_L
PP1V8_SDRAM
I2C0_AP_SCLI2C0_AP_SDA
LCM_TO_OWL_BSYNC
BOOT_CONFIG0
MAMBA_EXT_LDO_EN
BOARD_ID4CODEC_TO_AP_PMU_INT_L
BOARD_REV1BOARD_REV2BOARD_REV3
AP_TO_NAND_FW_STRAPTOUCH_TO_AP_INT_L
AP_TO_BB_COREDUMPBB_IPC_GPIO
BB_TO_AP_GPS_TIME_MARKARC_TO_AP_INT_L
AP_TO_ARC_RESET_L
AP_TO_ARC_STAYIN_ALIVE
SYNC_DATE=N/A
SOC:SERIAL & GPIO
SYNC_MASTER=N/A
33
ROOM=SOC01005 2
1
1.00K1%
1/32WMF
R0900 1
2
MF
5%
ROOM=SOC01005
1/32W
2.2KR0901
2
1
MF
5%1/32W
10K
01005ROOM=SOC
R0941
ROOM=SOC
SMP3MM-NSM
1PP0905
ROOM=SOC
SMP3MM-NSM
1PP0903
ROOM=SOC
SMP3MM-NSM
1PP0901
ROOM=SOCP3MM-NSM
1SM
PP0904
SM1
P3MM-NSMROOM=SOC
PP0902
SM1
PP0900
P3MM-NSMROOM=SOC
21
AM2
AM1
M32ROOM=SOC
D35
V3
AC4
AA3
Y2
AA2
F31
F34
E35
E33
M31
N32
V35
P33
AD3
AB2
AC3
AD4
W3
U2
AA4
Y4
AB4
Y3
AM24
R32
V32
P32
P31
R31
AM3
AN2
AN1
AP1
AM4
U32
U33
V34
T33
V33
M4
P1
L4
N3
M3
P34
N34
M33
N35
R34
L31
AG4
AH1
E31
H31
H34
U0600
CRITICAL
SC58980B0B-A040FCMSP
MAUI-2GB-25NM-DDR-H
AJ1
J32
J31
AE2
AF1
T32
K33
J35
J34
J33
R2
R3
P3
N4
AP22
AP23
AR20
AT23
L32
L33
K32
K31
AE4
AE3
AF3
AF2
AE1
AP10
AP9
AP8
AT5
AP7
AR6
AT4
AT3
AP6
AR4
AR3
AR2
AP5
AP4
AN4
AP3
AK1
AJ4
AJ3
AJ2
AH4
AH3
AH2
N1
L3
K3
L2
J4
K2
J3
K1
H4
J1
G3
H3
F2
F3
E2
F1
D1
D2
C1U0600
FCMSP
SC58980B0B-A040
MAUI-2GB-25NM-DDR-H
CRITICALROOM=SOC
OMIT_TABLE
2
1R0950
DEFAULT_RESISTOR_191000OHM_2_1
01005
191K1%1/32WMF
ROOM=SOC
P2MM-NSMSM
PP0906
1
ROOM=SOC
28
R0911ANALOG_PROX
2
1
1.00K
01005ROOM=SOC
1/32W5%
MF
21
R0960
01005 0%
0.00
1/32W
ROOM=SOC
MF
1
1/32W1%
ROOM=SOC
R09051.33K
01005 2
MF
R09041.33K
1/32W1%
2ROOM=SOC
MF01005
1
24
24
24
24
29
31
31
21
R0945
MF
0%
0.00
1/32W
01005ROOM=SOC
13
30 16
24
24 9
24 9
24 9
26 25 24
26 25 24
26 25 24
26 25 24
26
26
26
25
26
24
21
R0921
01005MF
ROOM=SOC
1/32W1%
33.2
33
2
1R0952220K
ROOM=SOC01005MF1/32W5%
2
1R0951
1/32W
100K5%
MF01005ROOM=SOC
21
01005 0% MF1/32W
0.00
ROOM=SOC
R093029
33
33
3
33 32 16 8
33 29 9
33
16
29
33
33
33
24 16
16
16
20.00
01005
1
ROOM=SOC
0% MF 1/32W
R0940
10KR0910
ROOM=SOC201005
MF1/32W
5%
1NOSTUFF
8
8
8
8
1/32W
2
1R09075%
MF01005
ROOM=SOC
2.2K
1/32W
ROOM=SOC2
1R0906
MF01005
5%2.2K
B2
A1
A2B1
U0900
CRITICAL
WLCSP
M34128-FCS6_P/T
ROOM=SOC
28
28
28
28
29
29
29
24
24
24
24
20
33
33
33
33
33
33
33
33
30
30
33
33
33
33
33
33
33
33
33
33
33
33
33 30
33 30
13
33 3
33 3
29
28
33
25
25
25
33 32 16
33 32 16
33
3
3
3
3
3
3
3
3
3
3
3
33
22
17 9
1/32W5%
MF
201005ROOM=SOC
2.2KR09021
ROOM=SOC
1
5%1/32W
MF
2.2KR0903
010052
33 27 16 8
33 27 16 8
33 30 26 25 17 8
33 30 26 25 17 8
29 20 8
29 20 8
2
1 C0900
6.3V
1.0UF
0201-1X5R
20%
ROOM=SOC
21
R0922
01005MF
1%
ROOM=SOC
1/32W
33.2
ROOM=SOC01005
10K
1/32W5%
R09091
MF
2
21
R0920
MF
ROOM=SOC01005
1%
33.2
1/32W
33 29 21 20 17 14 13 12 9 8 7 6 5 3
33 29 21 20 17 14 13 12 9 8 7 6 5 3
33 29 21 20 17 14 13 12 9 8 7 6 5 3
17 15 12 8
29 20 8
33 30 26 25 17 8
33 27 16 8
29 20 8
33 30 26 25 17 8
33 27 16 8
33 32 16 9
33 29 21 20 17 14 13 12 9 8 7 6 5 3
33 29 21 20 17 14 13 12 9 8 7 6 5 3
33 32 16 8
17 15 12 8
33 28 16 9
33 31 30 27 24 16 15 14 12
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
OUT
PP
PP
PP
PP
PP
PP
OUT
SYM 6 OF 14
CPU_ACTIVE_STATUS
CLK32K_OUT
NAND_SYS_CLK
SOCHOT0
SOCHOT1
SEP_SPI0_SCLK
SEP_SPI0_MISO
SEP_SPI0_MOSI
SEP_I2C_SCL
SEP_I2C_SDA
SEP_GPIO0
SEP_GPIO1
SPI2_SCLK
I2S0_MCK
I2S0_BCLK
I2S0_LRCK
I2S2_MCK
I2S1_DOUT
SPI1_SSIN
SPI1_SCLK
SPI1_MOSI
SPI1_MISO
SPI0_SSIN
SPI0_SCLK
SPI0_MOSI
SPI0_MISO
I2S4_LRCK
I2S4_DOUT
I2S4_DIN
I2S4_BCLK
I2S3_DIN
I2S3_DOUT
I2S3_MCK
I2S2_BCLK
I2S2_DIN
I2S3_BCLK
I2S1_LRCK
I2S1_DIN
I2S0_DOUT
I2S1_BCLK
I2S1_MCK
I2C0_SCL
I2C1_SCL
I2C2_SCL
I2C0_SDA
SPI2_SSIN
SPI2_MOSI
SPI2_MISO
SPI3_MISO
SPI3_MOSI
SPI3_SCLK
SPI3_SSIN
I2C1_SDA
I2S0_DIN
I2S2_DOUT
I2C2_SDA
I2S4_MCK
I2S3_LRCK
I2S2_LRCK
SYM 5 OF 14
GPIO_13
GPIO_22
TMR32_PWM0
GPIO_1
GPIO_26
UART0_RXD
UART4_RTS*
UART4_CTS*
UART3_RTS*
UART3_CTS*
UART2_RTS*
UART2_CTS*
UART1_RTS*
UART1_CTS*
UART6_TXD
UART6_RXD
TMR32_PWM2
TMR32_PWM1
UART3_TXD
UART4_RXD
UART4_TXD
UART5_RTXD
UART3_RXD
UART7_RXD
UART7_TXD
GPIO_9
GPIO_8
GPIO_7
GPIO_11
GPIO_10
GPIO_12
GPIO_14
GPIO_18
GPIO_19
GPIO_17
GPIO_16
GPIO_15
GPIO_20
GPIO_21
GPIO_23
GPIO_24
GPIO_25
GPIO_27
GPIO_28
GPIO_29
GPIO_30
GPIO_31
GPIO_32
GPIO_33
GPIO_34
GPIO_35
GPIO_36
GPIO_37
GPIO_38
GPIO_39
GPIO_40
GPIO_41
GPIO_42
UART2_RXD
UART2_TXD
UART1_TXD
UART1_RXD
UART0_TXD
GPIO_6
GPIO_5
GPIO_4
GPIO_3
GPIO_2
GPIO_0
PP
OUT
OUT
IN
OUT
OUT
OUT
OUT
OUT
OUT
IN
OUT
IN
OUT
OUT
IN
OUT
OUT
OUT
NC
NC
NC
OUT
IN
OUT
OUT
OUT
OUT
IN
NC
OUT
OUT
OUT
NC
NC
NC
IN
IN
IN
OUT
IN
IN
OUT
OUT
OUT
IN
IN
OUT
IN
BI
BI
OUT
NC
NC
NC
SDASCL
VCC
VSS
OUT
IN
OUT
IN
OUT
OUT
IN
OUT
OUT
OUT
IN
IN
OUT
IN
OUT
OUT
IN
OUT
OUT
OUT
NC
OUT
IN
OUT
IN
OUT
IN
OUT
IN
OUT
IN
OUT
OUT
IN
IN
IN
OUT
OUT
OUT
IN
OUT
OUT
OUT
OUT
OUT
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
OUT
OUT
BI
OUT
BI
OUT
BI
OUT
BI
NC
NC
NC
MAUI - OWL
OWL SYSTEM SHUTDOWN OPTION
POWER STATE CONTROL PROBE POINTS
9 OF 59
10 OF 49
A.0.0
051-1902
PMU_TO_OWL_SLEEP1_READY
PMU_TO_OWL_ACTIVE_READY
COMPASS_TO_OWL_INT
OWL_TO_PMU_SHDN_BI_TIGRIS_SWI
OWL_TO_PMU_SHDN
SWI_AP_BI_TIGRIS
PP1V8
OWL_TO_PMU_SLEEP1_REQUEST
SPI_OWL_TO_DISCRETE_ACCEL_CS_L
ACCEL_GYRO_TO_OWL_INT1
UART_OWL_TO_TOUCH_TXDTOUCH_TO_OWL_ACCEL_DATA_REQUEST
OWL_TO_WLAN_CONTEXT_B
UART_OWL_TO_BB_TXDUART_BB_TO_OWL_RXD
SWD_AP_BI_BB_SWDIO
SPI_OWL_TO_IMU_SCLKSPI_OWL_TO_IMU_MOSI
I2S_AP_OWL_TO_CODEC_XSP_LRCLK
I2S_CODEC_TO_AP_OWL_XSP_DINI2S_AP_OWL_TO_CODEC_XSP_BCLK
DISCRETE_ACCEL_TO_OWL_INT1
PHOSPHORUS_TO_OWL_IRQOWL_TO_PMU_SHDN_BI_TIGRIS_SWI
PMU_TO_SYSTEM_COLD_RESET_L
PMU_TO_OWL_ACTIVE_READY
DWI_PMGR_TO_PMU_SCLKDWI_PMGR_TO_BACKLIGHT_SCLK
PMU_TO_OWL_CLK32K
BUTTON_HOLD_KEY_L
BUTTON_MENU_KEY_L
OWL_TO_PMU_ACTIVE_REQUEST
DWI_PMU_TO_PMGR_MISODWI_PMGR_TO_PMU_BACKLIGHT_MOSI
SPI_OWL_TO_PHOSPHOROUS_CS_LLCM_TO_OWL_BSYNC
SWD_AP_PERIPHERAL_SWCLK
SPI_IMU_TO_OWL_MISO
OWL_TO_WLAN_CONTEXT_A
PMU_TO_OWL_SLEEP1_READY
DISCRETE_ACCEL_TO_OWL_INT2
SPI_OWL_TO_ACCEL_GYRO_CS_LACCEL_GYRO_TO_OWL_INT2
SPI_OWL_TO_COMPASS_CS_L
SWD_AP_BI_NAND_SWDIO
SYNC_DATE=N/ASYNC_MASTER=N/A
SOC:OWL
19
16
16
21
R1021NOSTUFF
01005ROOM=SOC
5%MF
101/32W
21
R1020
5%
NOSTUFF
ROOM=SOC
1/32W
01005MF
1017 8
16
30 27 16 9 5
33 16 5 3
33 29 8
19
19
19
19
33
19
16
27
27 16
16
29
29
33
19
19
19
24 8
24 8
24 8
33
19
33 28 16 8
33
33 32 16 8
13
33
33 13
T31
U31
W4
AD31
AL3
AK4
AL1
AL2
AJ33
AJ34
AJ31
AH30
AK33
AJ32
AC33
AD35
AE33
AL33
AK32
AK31
AE32
AE31
AA34
AD34
AH33
AH31
AF32
AF31
AF34
AE34
AF33
AG30
AG31
AG32
AH32
AF35
AB33
AD30
V4
U3
W33
AD32
AA33
U0600
OMIT_TABLE
FCMSP
ROOM=SOC
CRITICAL
MAUI-2GB-25NM-DDR-H
SC58980B0B-A040
16
19
19
19
1 PP1002SM
P2MM-NSM
01005
1/32W5%
MF
1.00K
ROOM=SOC
R10021
2
NOSTUFF
1 PP1021P3MM-NSM
SM
ROOM=SOC
1 PP1023P3MM-NSM
SM
ROOM=SOC
16 11 9
16 11 9
30 27 16 9 5
9
33 29 21 20 17 14 13 12 8 7 6 5 3
9
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
OUT
NC
OUT
OUT
NC
BI
OUT
IN
NC
NC
IN
IN
OUT
IN
OUT
IN
OUT
ININ
OUT
OUT
OUT
OUT
IN
IN
OUT
OUT
IN
IN
OUT
OUT
OUT
OUT
IN
OUT
IN
BI
BI
OUT
SYM 7 OF 14OWL_DDR_REQ
OWL_I2CM_SCL
OWL_FUNC_1
OWL_FUNC_3
OWL_UART2_TXD
OWL_UART2_RXD
OWL_UART1_TXD
OWL_UART1_RXD
OWL_UART0_TXD
OWL_UART0_RXD
OWL_SWD_TMS1
OWL_SWD_TMS0
OWL_SPI_SCLK
OWL_SPI_MOSI
OWL_SPI_MISO
OWL_I2S_MCK
OWL_I2S_LRCK
OWL_I2S_DIN
OWL_I2S_BCLK
OWL_I2CM_SDA
OWL_FUNC_9
OWL_FUNC_8
OWL_FUNC_2
OWL_FUNC_0
CFSB_AOP
AWAKE_RESET*
PMGR_SCLK0
PMGR_SSCLK1
RT_CLK32768
HOLD_KEY*
MENU_KEY*
SKEY*
AWAKE_REQ
PMGR_MISO
PMGR_MOSI
OWL_FUNC_4
OWL_FUNC_5
OWL_FUNC_6
OWL_FUNC_7OWL_SWD_TCK_OUT
SWD_TMS3
SWD_TMS2
OWL_DDR_RESET*
IN
OUT
IN
IN
PP
PP
PP
IN
0.9V @10.5A MAX0.625V @TBDA MAX
1.0V @12.5A MAX
MAUI - CPU, GPU & SOC RAILS
0.8V @10.5A MAX
NOTE:AP_GPU_SENSE_P PROBE LOCATION @ R2205.2
0.825V @4.7A MAX
0.725V @TBDA MAX
10 OF 59
11 OF 49
A.0.0
051-1902
PP_GPU
PP_CPU
BUCK2_PP_SOC_FB
BUCK0_PP_CPU_FB
AP_GPU_SENSE_P
PP_SOC
BUCK1_PP_GPU_FB
AP_CPU_SENSE_P
AP_CPU_SENSE_N
AP_GPU_SENSE_N
AP_SOC_SENSE_P
AP_SOC_SENSE_N
PP_GPU
PP_CPU
SYNC_DATE=N/ASYNC_MASTER=N/A
SOC:POWER (1/3)
CERM-X5R
10UF6.3V20%
ROOM=SOC0402-9
1
2
C1120
PP1105ROOM=SOC
SM1
P2MM-NSM
ROOM=SOC
SM1
P2MM-NSM
PP1104PP1102P2MM-NSM
1SM
ROOM=SOC
PP1101ROOM=SOC
SM1
P2MM-NSM
PP1100P2MM-NSM
1SM
ROOM=SOC
ROOM=SOC
CERM
7.5UF20%4V
0402
C1133
1
2
3
4
ROOM=SOC
CERM
7.5UF20%4V
0402
C1129
1
2
3
4
ROOM=SOC
CERM
7.5UF20%4V
0402
C1127
1
2
3
4
ROOM=SOC
CERM
7.5UF20%4V
0402
C1126
1
2
3
4
0402
7.5UF
4V20%
CERM
ROOM=SOC
C1111
1
2
3
4
7.5UF
ROOM=SOC
CERM
20%4V
0402
C1109
1
2
3
4
ROOM=SOC
CERM
7.5UF20%4V
0402
C1107
1
2
3
4
FCMSP
CRITICALROOM=SOC
MAUI-2GB-25NM-DDR-H
SC58980B0B-A040
OMIT_TABLE
U0600AA17
AA19
AA23
AB14
AB16
AB20
AB22
AB24
AB26
AC17
AC19
AC23
AD16
AD20
AD22
AD24
AD26
AE5
AE15
AE17
AE19
AE23
AF14
AF16
AF20
AF22
AF24
AF26
AG17
AG19
AG23
AH16
AH20
AH22
AH24
AH26
AJ15
AJ17
AJ19
AJ23
AK14
J29
G23
AK22
F6
F14
AL15
AM5
G25
G27
H24
H26
H28
J27
K24
K26
K28
L27
L23
M26
M28
AL19
N7
N27
P24
P26
P28
R17
R27
R29
T22
T26
T7
T28
U17
V8
V20
V22
V24
V26
W7
W11
Y28
W23
Y14
Y16
Y20
Y22
Y24
Y26
G29
AA27
F17
F20
L29
N29
V28
AJ20
L22
L24
L26
L28
M1
M5
M7
M9
M11
M13
M17
M21
M23
M25
M27
M29
M35
N6
N10
N12
N14
N16
N18
G19
N22
N24
N26
N28
N30
N33
P9
P11
P13
P15
P17
P19
P21
P23
P25
P27
P29
P35
R4
R6
R8
R10
R12
R14
M19
R18
R20
R22
R24
R26
R28
R30
T1
T2
R33
T9
T11
T13
T15
T17
P7
T23
T25
T27
T30
T35
U6
U10
U12
AK21
FCMSP
MAUI-2GB-25NM-DDR-H
SC58980B0B-A040
CRITICALROOM=SOC
OMIT_TABLE
U0600
AA7
AA9
AA11
AB6
AB10
AB12
AC13
AD6
AD8
AD10
AD12
AE7
AE9
AE11
AE13
AF8
AF10
AF12
AH6
AH8
AH10
AH12
AJ5
AJ7
AJ9
AJ11
AJ13
AK6
AK10
AL7
AL9
AL11
AM6
AM8
AM10
AN7
AN11
AL13
Y8
Y10
Y12
AM12
Y6
G15
W13
T12
M6
U9
V12
W9
M12
M18
N15
N21
N9
F10
H14
H16
H20
H22
H6
H8
J11
J13
J17
J19
J23
J7
K10
K14
K16
K20
K22
K6
K8
L11
L13
L15
L17
L19
L21
M24
L7
L9
F8
M8
N11
N13
N17
N19
P10
G11
P12
P14
P16
P20
R15
R19
G13
R9
T10
T14
T16
U11
V14
V16
G7
R23
G9
H10
T24
P22
W17
N23
G17
G21
T18
T20
G20
Y7 H19
0.50MMSM
TP1100
1
SM0.50MM
TP1120
1
16
SHORT-10L-0.1MM-SM
ROOM=SOC
XW11201 2
14
14
SHORT-10L-0.1MM-SM
ROOM=SOC
XW110012
14
ROOM=SOC
SHORT-10L-0.1MM-SMXW11101 2
0201X5R-CERM6.3V20%
ROOM=SOC
C11221
2
2.2UF 2.2UF
X5R-CERM0201
20%
ROOM=SOC
6.3V
C11231
2
X5R-CERM
2.2UF6.3V
ROOM=SOC0201
20%
C11031
2
ROOM=SOC
X5R-CERM0201
6.3V
2.2UF20%
C11251
2
ROOM=SOC
X5R-CERM0201
6.3V
2.2UF20%
C11241
2
ROOM=SOC
2.2UF
X5R-CERM0201
6.3V20%
C11051
2
2.2UF
0201X5R-CERM6.3V20%
ROOM=SOC
C11041
2
0402CERM
0.47UF
ROOM=SOC
6.3V20%
C1156
1
2
3
4
0402CERM
0.47UF
ROOM=SOC
6.3V20%
C1157
1
2
3
4
4V
0402CERM
1UF
ROOM=SOC
20%
C1154
1
2
3
4
0402
4VCERM
1UF
ROOM=SOC
20%
C1155
1
2
3
4
4V
0402CERM
4.3UF
ROOM=SOC
20%
C1153
1
2
3
4
ROOM=SOC
CERM-X5R0402-9
10UF6.3V20%
C11501
2
10UF
0402-9ROOM=SOC
CERM-X5R6.3V20%
C11511
2
ROOM=SOC
0402
4VCERM
1UF20%
C1134
1
2
3
4
ROOM=SOC
4VCERM
1UF
0402
20%
C1135
1
2
3
4
1UF
4V
0402CERM
ROOM=SOC
20%
C1136
1
2
3
4
0402
4VCERM
1UF
ROOM=SOC
20%
C1137
1
2
3
4
4V
4.3UF
CERM0402
20%
C1130
1
2
3
4
ROOM=SOC
4V
0402CERM
4.3UF
ROOM=SOC
20%
C1131
1
2
3
4
0402
4.3UF
ROOM=SOC
4VCERM
20%
C1110
1
2
3
4
0.47UF
6.3V
ROOM=SOC
CERM0402
20%
C1117
1
2
3
4
0.47UF
CERM
ROOM=SOC
6.3V20%
0402
C1116
1
2
3
4
1UF
0402
ROOM=SOC
CERM4V
C1113
1
2
3
4
20%
CERM0402
1UF
4V20%
1
2
3
4
ROOM=SOC
C1112
0402
4V
ROOM=SOC
20%1UF
CERM
C1114
1
2
3
4
20%4V
4.3UF
CERM0402
ROOM=SOC
C1106
1
2
3
4
10UF
0402-9CERM-X5R6.3V20%
ROOM=SOC
C11001
2
CERM
1UF
ROOM=SOC
4V
0402
20%
C1115
1
2
3
4
CERM0402
4V
ROOM=SOC
4.3UF20%
C1108
1
2
3
4
10UF
CERM-X5R
ROOM=SOC0402-9
20%6.3V
C11011
2
2
1 C1121
0402-9ROOM=SOC
20%6.3V
10UF
CERM-X5R
4.3UF4V
0402CERM
ROOM=SOC
20%
C1128
1
2
3
4
3
0.47UF
CERM0402
ROOM=SOC
6.3V20%
C1138
1
2 4
CERM
0.47UF
0402
ROOM=SOC
6.3V20%
C1139
1
2
3
4
0.47UF
0402CERM
ROOM=SOC
6.3V20%
C1140
1
2
3
4
0.47UF
0402CERM
ROOM=SOC
6.3V20%
C1141
1
2
3
4
4V
0402CERM
4.3UF
ROOM=SOC
20%
C1132
1
2
3
4
14 10
14 10
14
14 10
14 10
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
PP
PPPP
PP
PP
SYM 9 OF 14
VSS
VDD_SOC
VDD_SOC_SENSE
VSS_SOC_SENSE
VDD_SOC
SYM 8 OF 14
VSS_CPU_SENSE
VDD_CPU_SENSE
VDD_GPU
VDD_GPU_SENSE
VSS_GPU_SENSE
VDD_CPU
PP
PP
IN
OUT
OUT
OUT
0.802-TBDV @1.1A MAX
1.06 - 1.17V
0.9V @TBDA MAX
MAUI - POWER SUPPLIES
0.8V @0.5A MAX
0.756-TBDV @44mA MAX
0.8V @TBDA MAX
DDR IMPEDANCE CONTROL
1.0V @1.0A MAX
1.1V @7mA MAX
INTERNALLY SUPPLIES VDDQ
1.06 - 1.17V @635mA MAX
11 OF 59
VOLTAGE=1.1V
12 OF 49
A.0.0
051-1902
PP1V1
PP1V1
PP_FIXED
PP0V8_OWL
DDR3_ZQ
DDR0_ZQ
PP1V1
SYSTEM_ALIVE
PP1V1_SDRAM
PP1V1_DDR_PLL
DDR0_RREFDDR1_RREFDDR2_RREFDDR3_RREF
PMU_TO_OWL_SLEEP1_READY
PP_CPU_SRAM
PP_GPU_SRAM
SOC:POWER (2/3)
SYNC_MASTER=N/A SYNC_DATE=N/A
4
3
2
1
C12244.3UF
CERM4V
ROOM=SOC
20%
0402
T4
W31
AN17
D19
P8
W26
AK18
F19
W5
R5
N5
U1
T6
P6
U5
M2
H2
W2
V6
AC2
AA1
AC30
U30
AA30
T34
T29
R35
M34
AG34
AB35
Y35
Y29
V29
AB29
AN15
AN13
AR15
AM20
AM18
AM16
AM14
AT16
AT13
AR8
AR21
AR18
AN19
E21
E19
E17
E15
D22
D20
D16
B25
B23
B15
B11
A22
A20
P2
T3
P5
U4
W32
V31
Y31
AP16
AP17
AP15
B21
C19
C21
C18
U0600
OMIT_TABLE
SC58980B0B-A040
MAUI-2GB-25NM-DDR-H
FCMSP
ROOM=SOC
CRITICAL
AF29
AD29
AH29
M22
V10
U13
R13
R11
P18
M20
M16
M14
M10
K18
K12
J9
J21
J15
U15
R21
H18
H12
U21
AF27
AF4
U27
W27
U19
V7
T8
R16
F16
AK20
G18
AC27
AB28
F26
F21
Y18
W25
W21
W15
U25
AN6
R7
R25
N25
L25
J25
AL17
V18
G10
F12
AK16
AJ21
AH18
AH14
AH25
AG21
AG15
AF18
AE25
AE21
AD18
AD14
AC25
AC21
AC15
AB18
AA25
AA21
AA15
AK12
AG9
AG7
AG11
AA13
AC9
AC7
AC11U0600
OMIT_TABLE
ROOM=SOCCRITICAL
SC58980B0B-A040
MAUI-2GB-25NM-DDR-HFCMSP
2
1 C124420%2.2UF6.3V
0201X5R-CERM
ROOM=SOC
2
1 C124820%2.2UF6.3V
0201X5R-CERM
ROOM=SOC
21
FL1280
ROOM=SOC01005
100OHM-25%-0.12A
17 16 13
2
1 C128020%
X5R01005-1
0.22UF
ROOM=SOC
6.3V
2
1 C122720%2.2UF
0201ROOM=SOC
6.3VX5R-CERM
2
1 C122320%2.2UF
0201ROOM=SOC
6.3VX5R-CERM
2
1 C1243
6.3V20%2.2UF
X5R-CERM
ROOM=SOC0201
2
1 C125020%
X5R
ROOM=SOC
6.3V
0201-1
1.0UF
2
1 C1242
X5R-CERM6.3V
ROOM=SOC0201
2.2UF20%
2
1 C1241
X5R-CERM6.3V
ROOM=SOC0201
2.2UF20% 2
1 R1204240
MF01005
1%1/32W
ROOM=SOC2
1 R1205
1%1/32W
01005MF
240
ROOM=SOC
16 9
4
3
2
1
C12200.47UF
ROOM=SOC
0402CERM6.3V20%
4
3
2
1
C1221
0402CERM
ROOM=SOC
1UF20%4V
4
3
2
1
C1222
20%
CERM4V
ROOM=SOC
0402
4.3UF
4
3
2
1
C12264.3UF
CERM4V
ROOM=SOC
20%
0402
4
3
2
1
C1225
20%
ROOM=SOC
CERM
1UF
0402
4V
4
3
2
1
C1203
20%0.47UF
CERM0402
ROOM=SOC
6.3V
4
3
2
1
C1202
20%1UF
ROOM=SOC
CERM0402
4V
4
3
2
1
C1247
20%
CERM
ROOM=SOC
0402
6.3V
0.47UF
4
3
2
1
C1245
0402CERM
ROOM=SOC
4.3UF20%4V
2
1 C1240
6.3VCERM-X5R
10UF
0402-9
20%
ROOM=SOC
4
3
2
1
C1246ROOM=SOC
0402
1UF4V20%
CERM
2
1R1203
1/32W1%
01005MF
240
ROOM=SOC2
1R1202240
MF01005
1%1/32W
ROOM=SOC2
1R12011%240
1/32WMF01005ROOM=SOC
2
1R1200
MF
240
ROOM=SOC
1/32W1%
01005
2
1 C120020%
ROOM=SOC
10UF
CERM-X5R0402-9
6.3V
4
3
2
1
C1201
20%
0402
ROOM=SOC
4VCERM
4.3UF
14 11
14 11
14 7 6
15
14 11
15 14 12
14
14
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
SYM 11 OF 14
DDR0_RET*
DDR3_ZQ
DDR0_ZQ
DDR2_RET*
VDDIO11_DDR3
VDDIO11_DDR2
VDDIO11_DDR1
VDDIO11_DDR0
DDR1_SYS_ALIVE
DDR3_SYS_ALIVE
DDR2_SYS_ALIVE
DDR0_SYS_ALIVE
VDDIO11_RET_DDR
VDDIO11_PLL_DDR
DDR0_RREF
DDR1_RREF
DDR2_RREF
DDR3_RREF
DDR1_RET*
DDR3_RET*
SYM 10 OF 14
VDD_CPU_SRAM
VDD_GPU_SRAM
VDD_FIXED
VDD_LOW
IN
IN
VDD18_UVD :1.62-1.98V @5mA MAX
VDD18_FMON :1.62-1.98V @1mA MAX
VDD18_TSADC:1.645-1.89V @2mA MAX
MAUI - POWER SUPPLIES
(AON)
(OWL)
1.62-1.98V @1mA MAX
VDDIO18_GRP10:1.62-1.98V @8mA MAX
VDD18_AMUX :1.62-1.98V @1mA MAX
VDDIO18_LPOSC:1.62-1.98V @1mA MAX
1.62-1.98V @41mA MAX
1.70-1.95V @100mA(TBD) MAX
C1311 (2.2UF) MOVED TO PP1V1
TO HELP WITH DDR PI (SAME AS N66).
1.06-1.17V @1.3A(TBD) MAX
12 OF 59
13 OF 49
A.0.0
051-1902
PP1V8
PP1V8_ALWAYS
PP1V8_IMU_OWL
PP1V8
PP1V1_SDRAM
PP1V8_SDRAM
SYNC_DATE=N/ASYNC_MASTER=N/A
SOC:POWER (3/3)L20
L18
L16
L14
L12
L10
L8
K4
L6
L5
L1
K35
K34
K29
K27
K25
K23
K21
K19
K17
K15
K13
K11
K9
K7
J28
J26
J24
J22
J20
J18
J16
J14
J12
J10
J8
J30
J6
J5
J2
H29
H27
H25
H23
H21
E28
H17
H15
H13
H11
H9
H7
H1
G33
G28
G26
G24
G22
E6
G16
G14
G12
G8
G6
G5
G4
F29
F28
F27
F25
E30
F23
D18
F18
F15
F13
F11
F9
F7
F5
F4
E32
E29
E26
E24
E22
E20
E18
E16
E12
E9
D7
E5
E4
E3
E1
D30
D29
D28
D27
D26
D23
D21
D17
D11
D6
D5
D4
D3
C33
C32
C31
C30
C29
C28
C27
C26
C25
C24
C23
C22
C20
C14
C13
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
B35
B34
B27
B24
B22
B20
B16
B2
B1
AT35
AT34
AT25
AT21
AT18
AT17
AT14
AT9
AT8
AT6
AT2
AT1
AR35
AR34
AR25
AR16
AR14
AR9
AR5
AR1
AP33
AP32
AP31
AP30
AP27
AP26
AP25
AP20
AP14
AP13
AP2
AN33
AN29
AN18
AN14
AN12
U0600
OMIT_TABLE
FCMSP
CRITICALROOM=SOC
MAUI-2GB-25NM-DDR-H
SC58980B0B-A040
AN10
AN8
AN16
AN5
AN3
AM35
AM34
AM33
AM21
AM19
AM17
AM15
AM13
AM11
AM9
AM7
AL31
AL30
AL28
AL25
AL20
Y30
AL18
AR27
AL16
AM29
AL14
AF28
AL12
AL10
AL8
AL6
AK29
AK34
AK30
AK26
AP28
M15
AK17
B28
AK15
AK13
AK11
AK9
AK7
AK5
AK3
AK2
AJ28
AK24
AG12
AJ22
W8
AJ18
AJ16
AJ14
AJ12
AJ10
AJ8
AJ6
AH27
AH23
AH21
AH19
AH17
AH15
AH13
AH11
AH9
AH7
AH5
AG35
AG33
AG29
U7
AG24
AG22
AG20
AG18
AG16
AG14
AG10
AG8
AG6
AG3
AG2
AG1
AF30
AF25
AF23
AF21
AF19
AF17
AF15
AF11
AF9
AF7
AF5
AE35
AE30
AE29
AE26
AE24
AE22
AE20
AE18
AE16
AE14
AE12
AE10
AE8
AE6
AD33
AD27
AD25
AD23
AD21
AD19
AD17
AD15
AD11
AD9
AD7
AD5
AC35
AC34
AC28
T5
AC26
AC24
AC22
AC20
AC18
AC16
AC14
AC12
AC10
AC8
AC6
AC1
AB30
AB27
AB25
AB23
AB21
AB19
AB17
AB15
AB13
AB11
AB9
AB7
AB5
AB3
C17
AB1
AA35
AA28
N8
AA26
AA24
AA22
AA20
AA18
AA16
AA14
AA12
AA10
AA8
AA6
A35
A34
A27
A25
A24
A21
A16
A11
A2
A1
U0600
OMIT_TABLE
SC58980B0B-A040
MAUI-2GB-25NM-DDR-H
CRITICALROOM=SOC
FCMSP
T21
AL32
A28
V30
U8
P4
L30
G30
D31
AT27
AK19
AJ35
AJ30
AG27
AE27
AD28
AC29
Y34
Y27
Y25
Y23
Y21
Y19
Y17
Y15
Y13
Y11
Y9
Y1
W34
W29
W28
W24
W22
W20
W18
W16
W14
W12
W10
W6
W1
W30
V27
V25
V23
V21
V19
V17
V15
V13
V11
V9
U29
AA29
V5
V1
U35
U28
U26
U24
U22
U18
U16
U14
Y5
AG28
AE28
AM23
AL5
AG5
AC5
AA5
AN9
K5
H5
P30
N31
M30
K30
H30
F30
AD13
AK23
U23
N20
AB8
AK8
AG13
AG26
AM22
AN24
W35
V2
U34
R1
N2
L34
G2
B26
B10
AT15
AR7
AR22
AR17
AR13
AH34
AD2
AB34
A23
A15
L35
G1
AT7
AT22
AH35
AD1
A26
A10U0600
OMIT_TABLE
FCMSP
ROOM=SOC
CRITICAL
SC58980B0B-A040
MAUI-2GB-25NM-DDR-H
2
1 C1314
6.3V
0201X5R-CERM
ROOM=SOC
2.2UF20%
2
1 C130020%2.2UF6.3V
0201X5R-CERM
ROOM=SOC
2
1 C133020%2.2UF6.3V
0201X5R-CERM
ROOM=SOC
2
1 C131320%
0201
6.3VX5R-CERM
ROOM=SOC
2.2UF
2
1 C131220%6.3V
0201X5R-CERM
ROOM=SOC
2.2UF
2
1 C132320%2.2UF6.3V
0201X5R-CERM
ROOM=SOC
2
1 C132220%2.2UF6.3V
0201X5R-CERM
ROOM=SOC
2
1 C132120%2.2UF6.3V
0201X5R-CERM
ROOM=SOC
2
1 C130220%6.3VX5R-CERM
ROOM=SOC
2.2UF
0201
2
1 C130120%2.2UF6.3V
0201X5R-CERM
ROOM=SOC
4
3
2
1
C1316
20%4V
1UF
0402CERM
ROOM=SOC
4
3
2
1
C1317
20%4V
0402
1UF
CERM
ROOM=SOC
2
1 C131020%6.3VCERM-X5R
ROOM=SOC
10UF
0402-9
2
1 C132020%6.3V
0402-9ROOM=SOC
10UF
CERM-X5R
33 29 21 20 17 14 13 12 9 8 7 6 5 3
17 15 8
19 14
33 29 21 20 17 14 13 12 9 8 7 6 5 3
15 14 11
33 31 30 27 24 16 15 14 8
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
SYM 14 OF 14
VSS VSS
SYM 13 OF 14
VSSVSS
SYM 12 OF 14
VDDIO18_GRP4
VDD18_AMUX
VDD18_UVD
VDD18_FMON
VDD18_TSADC
VDD18_LPOSC
VDDIO18_GRP11
VDDIO18_GRP10
VDDIO18_GRP1
VDDIO18_GRP2
VDDIO18_GRP3
VDD2
VDD1
VSS
MITIGATION.
EXTRA CAPS ADDED
FOR UF BLOCKING
AND DESENSE
S3E NAND
PCIE RECEIVE-SIDE PROBE POINTS
AND DESENSE
MITIGATION.
EXTRA CAPS ADDED
FOR UF BLOCKING
13 OF 59
VOLTAGE=1.8V
VOLTAGE=0V
15 OF 49
A.0.0
051-1902
PP1V8_NAND_AVDD
PCIE_AP_TO_NAND_REFCLK_P
PCIE_NAND_TO_AP_CLKREQ_L
PCIE_NAND_RESREF
PCIE_AP_TO_NAND_TXD0_P
PCIE_AP_TO_NAND_TXD1_P
PCIE_AP_TO_NAND_TXD1_N
AP_TO_NAND_SYS_CLK
PCIE_AP_TO_NAND_REFCLK_N
NAND_VREF
NAND_AGND
PP1V8
PCIE_AP_TO_NAND_TXD0_NSYSTEM_ALIVE
PCIE_AP_TO_NAND_RESET_L SWD_AP_BI_NAND_SWDIO
SWD_AP_PERIPHERAL_SWCLK
AP_TO_NAND_FW_STRAPPMU_TO_NAND_LOW_BATT_BOOT_L
NAND_AGND
NAND_ZQ
PCIE_NAND_TO_AP_RXD0_NPCIE_NAND_TO_AP_RXD0_P
AP_TO_NAND_RESET_L
PCIE_NAND_TO_AP_RXD1_PPCIE_NAND_TO_AP_RXD1_N
SWD_AP_BI_NAND_SWDIO_R
SWD_AP_NAND_SWCLK_R
PCIE_AP_TO_NAND_REFCLK_P
PCIE_AP_TO_NAND_REFCLK_N
PCIE_AP_TO_NAND_TXD0_P
PCIE_AP_TO_NAND_TXD0_N
PCIE_AP_TO_NAND_TXD1_P
PCIE_AP_TO_NAND_TXD1_N
PP1V8
PP0V9_NAND
PP3V0_NAND
SYNC_MASTER=N/A
NAND
SYNC_DATE=N/A
6.3V20%1UF
X5R
ROOM=NAND
2
1
0201
C1515
ROOM=NAND
1
P3MM-NSMSMPP1505
SM1
P3MM-NSMROOM=NAND
PP1504
ROOM=NAND
1
P3MM-NSMSMPP1503
SM1
P3MM-NSMROOM=NAND
PP1502
ROOM=NAND
PP1500
P3MM-NSM
1SM
PP1501SM
1
ROOM=NANDP3MM-NSM
PP15211
P3MM-NSMSM
ROOM=NAND
SM1
P3MM-NSM
PP1520
ROOM=NAND
16V5%
NP0-C0G-CERM
ROOM=NAND01005
33PFC15291
2
2
1 C1512
ROOM=NAND
33PF5%16VNP0-C0G-CERM01005
2
1
ROOM=NAND01005NP0-C0G-CERM
+/-0.5PF16V
8.2PFC1513
2
1 C1533
16V
8.2PF
01005ROOM=NAND
NP0-C0G-CERM
+/-0.5PF
2
1 C1510
ROOM=NAND
220PF
X7R-CERM01005
10V10%
2
1
10%10V
01005ROOM=NAND
X7R-CERM
220PFC1528
2
1 C15171.0UF
ROOM=NAND
20%
X5R6.3V
0201-1
2
1 C1506
X5R
ROOM=NAND0201-1
6.3V20%1.0UF
2
1 C1504
6.3VX5R
20%
0201-1
1.0UF
ROOM=NAND
2
1 C1547
X5R
1.0UF6.3V
ROOM=NAND
20%
0201-12
1 C1546
ROOM=NAND
6.3V20%
X5R
1.0UF
0201-1
2
1 C1534
0402-9ROOM=NAND
CERM-X5R6.3V20%10UF
2
1 C150520%6.3VCERM-X5R
ROOM=NAND0402-9
10UF2
1 C154810UF20%6.3V
0402-9ROOM=NAND
CERM-X5R
2
1 C1523
ROOM=NAND
CERM-X5R0402-9
6.3V
10UF20%
1 C1514
50V2%56PF
NP0-C0G0201ROOM=NAND
2
DEFAULT_CAPACITOR_56.000000pF_2_1
1 C1516
ROOM=NAND01005
16V5%
NP0-C0G
100PF
2
2
1C1561
01005X5R
10%
ROOM=NAND
6.3V
0.01UF
D8
F8
G9
D6
B2
P6
P4
P2
OE10
OE0
OC10
OC0
L7
L5
L3
G7
B6
B4
E5
R5
OF10
OF0
OB10
OB0
A5
R7
R3
J9
J1
F2
A7
A3
OG10
OG0
OD10
OD0
OA10
OA0
M2
K2
P8
N7
N5
N3
M8
K8
H8
H6
K6
K4
M6
J7
J5
M4
G5
C5
F4
G1
B8
C7
F6
E7
E3
H2
J3
G3
H4
D4
D2
C3
U1500
CRITICAL
ROOM=NAND
BOMOPTION=OMIT_TABLE
VLGA
PINUSE=BI
PINUSE=BI
PINUSE=BI
PINUSE=BI
PINUSE=BI
PINUSE=BI
PINUSE=BI
PINUSE=BI
PINUSE=BI
PINUSE=BI
2
1 C1527
X5R
ROOM=NAND
6.3V20%1.0UF
0201-12
1 C1532
6.3V20%1.0UF
ROOM=NAND
X5R0201-1
2
1 C15260.1UF6.3V
01005ROOM=NAND
X5R-CERM
20%
2
1 C1511
01005
0.1UF20%6.3VX5R-CERM
ROOM=NAND
2
1 C15255%16V
01005
100PF
ROOM=NAND
NP0-C0G
33 9 21
R1521
1/32W
0.00
01005ROOM=NAND
MF0%
9 21
R1520
1/32W0%
0.00
MF 01005ROOM=NAND
2
1C15600.01UF
X5R
ROOM=NAND01005
10%6.3V
2
1R1561NOSTUFF
ROOM=NAND01005MF
10K
1/32W1%
2
1R1560NOSTUFF
01005ROOM=NAND
10K1%1/32WMF
2
1 C1530
6.3V
ROOM=NAND
X5R-CERM0201
2.2UF20%
2
1 C1554
ROOM=NAND
X5R-CERM
1000PF
01005
6.3V10%
2
1R1500
MF1/32W0.5%34.8
01005ROOM=NAND
2
1 C150315UF
0402-1
6.3V20%
ROOM=NAND
X5R2
1 C150215UF20%6.3VX5R
ROOM=NAND0402-1
2
1 C1501
6.3V20%
X5R
ROOM=NAND
15UF
0402-1
2
1 C150020%
X5R0402-1ROOM=NAND
15UF6.3V
2
1 C154115UF20%6.3V
ROOM=NAND
X5R0402-1
2
1 C154015UF20%
X5R6.3V
0402-1ROOM=NAND
2
1 C152120%
X5R6.3V
0402-1
15UF
ROOM=NAND
2
1
15UF20%6.3VX5R0402-1ROOM=NAND
C1520
2
1 C15310.1UF
01005X5R-CERM
20%
ROOM=NAND
6.3V
21
R1530
1%1/32W
24.9
01005MF
ROOM=NAND
2
1
NP0-C0G
5%16V
01005ROOM=NAND
C1508100PF
2
1 C1507
NP0-C0G
ROOM=NAND
5%
01005
100PF16V
2
1 C1524
01005X5R-CERM
ROOM=NAND
6.3V20%0.1UF
2
1 C152210UF
ROOM=NAND0402-9CERM-X5R
20%6.3V
2
1 C1551
ROOM=NAND
0.1UF20%6.3V
01005X5R-CERM2
1
0.1UF
ROOM=NAND
20%
01005X5R-CERM6.3V
C1550
2
C1542
ROOM=NAND0402-9CERM-X5R6.3V20%10UF
1
2
1 C1543
6.3V
0402-9CERM-X5R
20%10UF
ROOM=NAND
17 16 11
16
8
8
6
5
6
6
6
6
6
13 6
13 6
13 6
13 6
13 6
13 6
2
1R1501
1/20W1%
MF201
3.01K
ROOM=NAND
13
33 29 21 20 17 14 13 12 9 8 7 6 5 3
13
13 6
13 6
13 6
13 6
13 6
13 6
33 29 21 20 17 14 13 12 9 8 7 6 5 3
15
15
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
PP
PP
PP
PP
PP
PP
PP
PP
VER-1
PCI_AVDD_CLK1
PCI_AVDD_CLK2
CLK_IN
PCIE_REFCLK_P
PCIE_REFCLK_M
PCI_VDD1
PCI_VDD2
VREF
VDDIO
VDDIO
VDDIO
VDDIO
VDDIO
VCC
VDDIO
VCC
VCC
VCC
VCC
VCC
AVDD1
VDD
VDD
VDD
VDD
VDD
VDD
VDD
EXT_ALE
EXT_CLE
EXT_RNB
EXT_NWE
EXT_NRE
EXT_NCE
EXT_D7
EXT_D6
EXT_D5
EXT_D4
EXT_D3
EXT_D2
EXT_D1
EXT_D0
VSSA
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
ZQ
PCIE_RX1_P
PCI_RESREF
PCIE_RX0_M
PCIE_RX0_P
VSS
VSS
PCIE_TX0_M
PCIE_TX0_P
PCIE_RX1_M
RESET*
TRST*
PCIE_CLKREQ*
PCIE_TX1_P
PCIE_TX1_M
PCI_AVDD_H
IN
BI
NC
NC
NC
NC
NC
NC
NC
NC
IN
IN
IN
IN
IN
IN
OUT
OUT
OUT
OUT
OUT
IN
IN
IN
IN
IN
IN
0.625V/0.9V/1.03V
4.7A MAX
BUCK3
BUCK8
1.1A MAX
BUCK6
10.5A MAX
BUCK1
0.80V/0.90V/1.0V
1.5A MAX
BUCK2
1.1A MAX
BUCK5
400mA MAX
BUCK7
1.1A MAX
0.80V/0.90V/1.0V
BUCK4
4.7A MAX
0.70V/0.80V/0.9V
BUCK0
12.5A MAX
ANTIGUA PMU - Buck Supplies
0.725V/0.825V
14 OF 59
VOLTAGE=0.85V
VOLTAGE=1.0V
VOLTAGE=1.8V
VOLTAGE=1.1V
VOLTAGE=1.8V
VOLTAGE=1.2V
VOLTAGE=1.0V
VOLTAGE=1.1V
VOLTAGE=1.8V
VOLTAGE=0.825V
VOLTAGE=0.9V
VOLTAGE=1.03V
20 OF 49
A.0.0
051-1902
BUCK0_LX0
BUCK1_LX3
BUCK1_LX2
BUCK1_LX1
BUCK1_LX0
BUCK0_LX2
BUCK0_LX1
BUCK0_PP_CPU_FB
PP_FIXED
PP_CPU_SRAM
VCC_MAIN_SNSPP_VCC_MAIN
BUCK4_LX1
BUCK4_LX0
BUCK2_LX0
BUCK4_FB
PP1V8_TOUCH
PP1V8
BUCK5_LX0
PP1V1
PP1V8_IMU_OWL
BUCK5_FB
BUCK6_FB
BUCK6_LX0
BUCK8_FB
BUCK3_LX0
BUCK3_FB
PP1V2_CAMERA
PP_GPU_SRAM
BUCK2_PP_SOC_FB
BUCK2_LX1
BUCK0_LX3
BUCK1_PP_GPU_FB
BUCK7_LX0
BUCK7_FB
BUCK8_LX0
PP1V1_SDRAM
PP1V8_SDRAM
PP_SOC
PP_GPU
PP_CPU
SYNC_DATE=N/A
SYSTEM POWER:PMU (1/3)
SYNC_MASTER=N/A
F12
V3
L4
R8
R6
L13
L5
F10
E19
E18
E17
E2
E1
J2
J1
N19
N18
N17
Z12
Y12
V12
T19
T18
J19
J18
J17
C12
B12
A12
C16
B16
A16
C8
B8
A8
C4
B4
A4
Z15
Y15
V15
Z17
Y17
V17
U17
F19
F18
F17
C19
F2
F1
C1
H1
J5
M19
M18
M17
M13
Z16
Y16
V16
Z13
Y13
V13
Z11
Y11
V11
T9
U15
U16
Z18
Y18
V18
U18
R19
R18
V19
K19
K18
K17
H19
H18
H17
J14
C11
B11
A11
C13
B13
A13
C15
B15
A15
C17
B17
A17
C9
B9
A9
C7
B7
A7
C5
B5
A5
C3
B3
F8
U2000OMIT_TABLE
CRITICAL
ROOM=PMU
CSP
D2255A080UXUVAI2
A3
H2
2
1 C2062
16VNP0-C0G
01005
100PF5%
ROOM=PMU
15
2
1 C2044
ROOM=PMU
NP0-C0G
100PF16V
01005
5%
21
L20410.47UH-20%-3.8A-0.048OHM
PIQA20121T-SM CRITICALOMIT_TABLE
ROOM=PMU
2 1
PIQA20121T-SM
L20210.47UH-20%-3.8A-0.048OHM
ROOM=PMU
CRITICALOMIT_TABLE
2 1
L2013
PIQA20121T-SM
0.47UH-20%-3.8A-0.048OHM
OMIT_TABLECRITICAL
ROOM=PMU
0.47UH-20%-3.8A-0.048OHM
21
L2011
PIQA20121T-SM
ROOM=PMUOMIT_TABLECRITICAL
1
PIQA20121T-SM
0.47UH-20%-3.8A-0.048OHML2003
2
ROOM=PMUOMIT_TABLECRITICAL
1
L2001
2
PIQA20121T-SM
0.47UH-20%-3.8A-0.048OHM
ROOM=PMUOMIT_TABLECRITICAL
2 1
L2080
PIXB2016FE-SMROOM=PMU
CRITICAL
1.0UH-20%-2.25A-0.15OHM
2
L2070
ROOM=PMU
CRITICAL
PIXB2016FE-SM
1
1.0UH-20%-2.25A-0.15OHM
2 1
L2050
PIQA20161T-SM
1.0UH-20%-3.6A-0.060OHM
CRITICALOMIT_TABLE
ROOM=PMU
21
L20401.0UH-20%-3.6A-0.060OHM
PIQA20161T-SMOMIT_TABLE
ROOM=PMU
CRITICAL
21
L20301.0UH-20%-3.6A-0.060OHM
PIQA20161T-SM
ROOM=PMUOMIT_TABLECRITICAL
21
L20201.0UH-20%-3.6A-0.060OHM
PIQA20161T-SM CRITICALOMIT_TABLEROOM=PMU
21
L20121.0UH-20%-3.6A-0.060OHM
PIQA20161T-SM
ROOM=PMUOMIT_TABLECRITICAL
1.0UH-20%-3.6A-0.060OHM
PIQA20161T-SM
2 1
L2010
OMIT_TABLECRITICAL
ROOM=PMU
21
PIQA20161T-SM
1.0UH-20%-3.6A-0.060OHML2002
ROOM=PMUOMIT_TABLECRITICAL
PIQA20161T-SM
L2000
12
1.0UH-20%-3.6A-0.060OHM
ROOM=PMUOMIT_TABLECRITICAL
21
2
1 C2098
ROOM=PMU
X5R-CERM0201
6.3V
2.2UF20%
2
1 C2097
ROOM=PMU
X5R-CERM0201
6.3V
2.2UF20%
2
1 C2096
ROOM=PMU
X5R-CERM0201
6.3V
2.2UF20%
2
1 C2095
ROOM=PMU
X5R-CERM0201
6.3V
2.2UF20%
2
1 C2094
ROOM=PMU
X5R-CERM0201
6.3V
2.2UF20%
2
1 C2093
ROOM=PMU
X5R-CERM0201
6.3V
2.2UF20%
2
1 C2092
0201ROOM=PMU
X5R-CERM6.3V
2.2UF20%
2
1 C2091
ROOM=PMU
X5R-CERM0201
6.3V
2.2UF20%
2
1 C2090
0201ROOM=PMU
X5R-CERM6.3V
2.2UF20%
2
1 C2089
ROOM=PMU
X5R-CERM0201
6.3V
2.2UF20%
2
1 C20325%16V
100PF
ROOM=PMU
NP0-C0G01005
2
1 C2081
0402-1
15UF
ROOM=PMU
6.3VX5R
20%
2
1 C2071
ROOM=PMU0402-1
15UF6.3VX5R
20%
2
1 C206120%
X5R
15UF
ROOM=PMU0402-1
6.3V
2
1 C205115UF
0402-1ROOM=PMU
6.3VX5R
20%
2
1 C2080
0402-1
15UF
ROOM=PMU
6.3VX5R
20%
2
1 C2070
0402-1ROOM=PMU
15UF6.3VX5R
20%
2
1 C206020%
X5R6.3V
0402-1ROOM=PMU
15UF
2
1 C2050
ROOM=PMU
15UF
0402-1
6.3VX5R
20%
2
1 C2043
0402-1ROOM=PMU
15UF6.3VX5R
20%
2
1 C204215UF
ROOM=PMU0402-1
6.3VX5R
20%
2
1 C2041
0402-1
15UF
ROOM=PMU
6.3VX5R
20%
2
1 C2040
0402-1
15UF
ROOM=PMU
6.3VX5R
20%
C2031
2
1
ROOM=PMU0402-1
15UF6.3VX5R
20%
C203015UF20%6.3VX5R
ROOM=PMU0402-1
2
1
2
1 C202615UF
ROOM=PMU0402-1
6.3VX5R
20%
2
1 C2025
0402-1ROOM=PMU
15UF6.3VX5R
20%
2
1 C2024
0402-1ROOM=PMU
6.3VX5R
20%15UF
1 C2023
0402-1ROOM=PMU
6.3VX5R
20%15UF
22
1
6.3VX5R
20%
ROOM=PMU0402-1
15UFC2022
2
1 C2021
6.3V
15UF
0402-1ROOM=PMU
X5R
20%
2
1 C2020
0402-1ROOM=PMU
15UF6.3VX5R
20%
2
1 C2019
0402-1ROOM=PMU
15UF
X5R
20%6.3V
2
1 C2018
ROOM=PMU0402-1
15UF6.3VX5R
20%
2
1
X5R
ROOM=PMU0402-1
6.3V20%15UFC2017
2
1 C2016
0402-1X5R
15UF6.3V
ROOM=PMU
20%
2
1 C201515UF
ROOM=PMU0402-1
6.3VX5R
20%
2
1 C2014
0402-1
15UF6.3VX5R
20%
ROOM=PMU
2
1 C201315UF
ROOM=PMU0402-1
6.3VX5R
20%
2
1
ROOM=PMU0402-1X5R6.3V20%15UFC2012
2
C201115UF6.3V20%
0402-1ROOM=PMU
X5R
1
2
1 C201015UF6.3VX5R
20%
0402-1ROOM=PMU
2
1 C2009
ROOM=PMU0402-1
6.3VX5R
15UF20%
2
1 C200815UF
ROOM=PMU0402-1
6.3VX5R
20%
2
1 C200715UF
0402-1ROOM=PMU
6.3VX5R
20%
2
1 C200615UF6.3VX5R
20%
0402-1ROOM=PMU
2
1 C200515UF
0402-1
6.3VX5R
20%
ROOM=PMU
2
1 C2004
6.3V
0402-1ROOM=PMU
15UF
X5R
20%
2
1 C2003
6.3V
ROOM=PMU
15UF
X5R
20%
0402-1
2
1 C2002
ROOM=PMU0402-1
15UF6.3VX5R
20%
2
1 C200115UF
0402-1ROOM=PMU
6.3VX5R
20%
2
1 C2099
16V
01005
5%
NP0-C0G
100PF
ROOM=PMU
10
2
1 C208810UF
ROOM=PMU
CERM-X5R0402-9
6.3V20%
2 1
XW2080SHORT-10L-0.1MM-SM
ROOM=PMU
2 1
XW2070
ROOM=PMU
SHORT-10L-0.1MM-SM
2 1
XW2050SHORT-10L-0.1MM-SM
ROOM=PMU
10
10
2 1
L20601UH-20%-1.2A-0.320OHM
ROOM=PMU0603
CRITICAL
21
XW2030SHORT-10L-0.1MM-SM
ROOM=PMU
21
XW2040SHORT-10L-0.1MM-SM
ROOM=PMU
2
1 C2087
CERM-X5R0402-9
10UF
ROOM=PMU
6.3V20%
2
1 C2086
CERM-X5R0402-9
10UF
ROOM=PMU
6.3V20%
2
1 C2085
ROOM=PMU
CERM-X5R0402-9
10UF6.3V20%
1 C2000
ROOM=PMU
15UF
0402-1X5R
20%6.3V
2
11 7 6
11
33 28 27 26 25 24 22 21 17 15
29 28 20
33 29 21 20 17 13 12 9 8 7 6 5 3
11
19 12
21 20
11
15 12 11
33 31 30 27 24 16 15 12 8
10
10
10
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
BUCK INPUT
BAT/USB
SYM 2 OF 5
BUCK0_LX1
BUCK0_LX3
BUCK0_FB
BUCK1_LX0
VBUCK3_SW
BUCK2_FB
BUCK3_FB
BUCK3_LX0
VDD_BUCK0_01
VDD_BUCK0_23
VDD_BUCK1_01
VDD_BUCK3
BUCK8_FB
BUCK8_LX0
BUCK7_LX0
BUCK7_FB
BUCK6_LX0
BUCK6_FB
BUCK5_FB
BUCK3_SW3
BUCK4_SW1
BUCK5_LX0
VDD_BUCK8
BUCK3_SW1
BUCK3_SW2
VDD_BUCK6
VDD_BUCK5
VDD_BUCK7
VDD_BUCK4
VDD_BUCK2
VDD_BUCK1_23
VBUCK4_SW
BUCK4_FB
BUCK1_FB
BUCK2_LX0
BUCK2_LX1
BUCK4_LX0
BUCK4_LX1
BUCK1_LX1
BUCK1_LX2
BUCK1_LX3
VDD_MAIN_SNS
VDD_MAIN
BUCK0_LX0
BUCK0_LX2
IN
IN
IN
IN
IN
LDO15 (B)
250mA
250mA
+/-25mV
1335mA
NOTE: T3 IS XTAL REF GND
LDO10 (G) 0.7-1.2V
LDO1
LDO3
LDO4
LDO5
LDO6
LDO9
LDO11
LDO13
LDO14
250mA
1000mA
100mA
MAX.CURRENT
50mA
50mA
50mA
10mA
250mA
250mA
250mA
50mA
+/-5%
+/-2.5%
+/-5.5%
+/-2.5%
+/-25mV
+/-2.5%
+/-25mV
+/-25mV
+/-25mV
+/-1.4%
+/-1.4%
ANTIGUA LDO SPECS
ACCURACY
+/-2.5%
+/-2.5%
2.5-3.3V
0.7-1.2V
2.5-3.3V
1.2-2.0V
2.5-3.3V
ADJ.RANGELDO#
LDO1 (A)
LDO2 (B)
LDO3 (A)
LDO4 (D)
LDO5 (F)
2.5-3.3V
1.8V
1.2-3.6V
2.5-3.3V
2.5-3.3V
0.8-1.5V
2.5-3.3VLDO9 (C)
LDO8 (C)
LDO6 (C1)
LDO11 (C)
LDO14 (H)
LDO12 (E)
LDO13 (C)
2.5-3.3VLDO7 (C)
LDO2
150mA
LDO15
LDO10
LDO12
LDO8
1.2-2.0V +/-2.5%
LDO7
VPUMP:10nF min. @ 4.6V
ANTIGUA PMU - LDOs
15 OF 59
VOLTAGE=1.8V
VOLTAGE=1.2V
VOLTAGE=3.0V
VOLTAGE=2.85V
VOLTAGE=1.8V
VOLTAGE=3.0V
VOLTAGE=3.0V
VOLTAGE=3.3V
VOLTAGE=0.8V
VOLTAGE=1.8V
VOLTAGE=3.3V
VOLTAGE=0.9V
VOLTAGE=2.775V
VOLTAGE=3.0V
21 OF 49
A.0.0
051-1902
VCC_MAIN_SNS
PMU_VSS_RTC
PMU_VPUMP
PP1V8_SDRAM
PP1V8_MESAPP1V2PP3V0_MESA
PP2V85_CAM_AVDD_PMU
PP1V8_ALWAYSPP3V0_PROX_IRLED
PP3V0_PROX_ALS
PP3V3_ACC
PP0V8_OWLPP3V0_TRISTAR
PP1V8_VAPP3V3_USB
PP1V1_SDRAM
CAM_AVDD_FB
PP0V9_NAND
PMU_LDO8
PP3V0_NAND
PP_VCC_MAIN
SYSTEM POWER:PMU (2/3)
SYNC_MASTER=N/A SYNC_DATE=N/A
C2121
ROOM=PMU
10UF
0402-9
20%6.3VCERM-X5R
1
2
ROOM=PMU
10UF
0402-9
20%6.3VCERM-X5R
C21221
2
Z2
Z19
Z14
Z10
Z1
Y19
Y14
Y10
Y1
V9
V8
V14
V10
U9
U3
T8
T6
T3
T16
R9
R12
R11
R10
P5
P19
P18
P11
P10
N9
N13
N12
N10
M9
M8
L9
L7
L6
L19
L18
L17
K7
K12
J6
H7
G2
G19
G18
G17
G1
E14
D19
D1
C6
C2
C18
C14
C10
B6
B2
B19
B18
B14
B10
B1
A6
A2
A19
A18
A14
A10
A1
U2000
OMIT_TABLE
CSP
ROOM=PMU
CRITICAL
D2255A080UXUVAI2
V6
V5
V4
U6
U5
U4
U14
U13
U12
U11
U10
T17
T15
T14
T13
T12
T11
T10
R17
R16
R15
R14
R13
P17
P16
P15
P14
P13
N16
N15
N14
M16
M15
M14
L16
L15
K16
K15
J4
J3
J16
J15
H4
H3
H16
H15
G4
G3
G16
G15
G14
F4
F3
F16
F15
F14
E9
E8
E7
E5
E4
E3
E16
E15
D4
E13
E12
E11
E10
D3
D9
D8
D7
D6
D5
D2
D18
D17
D16
D15
D14
D13
D12
D11
D10
U2000
OMIT_TABLE
D2255A080UXUVAI2
ROOM=PMU
CRITICAL
CSP
D2255A080UXUVAI2
U19
P12
P2
Z7
Z5
K6
R2
Z8
Y8
Y2
Z3
Z4
Z6
K1
T2
T1
N1
L1
V1
M1
N2
Y7
Y5
R3
Z9
Y9
Y3
Y4
Y6
L2
U2
U1
M2
V2
M3
K3
K2
U2000OMIT_TABLE
CSP
CRITICAL
ROOM=PMU
2
1 C210047NF
X5R-CERM
ROOM=PMU
6.3V
01005
20%
2
1 C21074.3UF
0610ROOM=PMU
4VX5R-CERM
20%
SHORT-10L-0.1MM-SM
21 XW2100PLACE_NEAR=U2000.Y2:2mm
ROOM=PMU
C212010UF6.3VCERM-X5R
ROOM=PMU
1
20%
20402-9
14 2 1
XW2105
ROOM=PMU
PLACE_NEAR=U2000.U1:2mm
SHORT-10L-0.1MM-SM
2
1 C2109
ROOM=PMU
X5R-CERM0201
2.2UF6.3V20%
2
1 C2108
X5R-CERM0201
2.2UF
ROOM=PMU
6.3V20%
NOSTUFF
2
1 C2111
0610X5R-CERM4V
ROOM=PMU
4.3UF20%
2
1 C2115
4V
ROOM=PMU0610
20%4.3UF
X5R-CERM
2
1C2131
ROOM=PMU0201
2.2UF
X5R-CERM6.3V20%
2
1C2132
ROOM=PMU
2.2UF
0201X5R-CERM
6.3V20%
6.3V2
1C21302.2UF
X5R-CERM
20%
0201ROOM=PMU
2
1 C2112
ROOM=PMU0201X5R-CERM
2.2UF6.3V20%
2
1 C2113
0201
2.2UF
ROOM=PMU
X5R-CERM6.3V20%
2
1 C2114
0201
6.3V20%
X5R-CERM
2.2UF
ROOM=PMU
2
1 C2106
6.3V
0201
2.2UF
ROOM=PMU
X5R-CERM
20%
2
1 C21102.2UF
0201X5R-CERM
ROOM=PMU
6.3V20%
2
1 C21052.2UF
0201X5R-CERM
ROOM=PMU
6.3V20%
2
1 C2104
X5R-CERM
2.2UF
0201ROOM=PMU
6.3V20%
2
1 C2103
ROOM=PMU0201
2.2UF6.3V20%
X5R-CERM
2
1 C21022.2UF
0201X5R-CERM
ROOM=PMU
6.3V20%
2
1 C2101
ROOM=PMU
X5R-CERM0201
2.2UF6.3V20%
2
1 C2127
6.3V
10UF
CERM-X5R0402-9ROOM=PMU
20%
2
1 C212610UF20%6.3VCERM-X5R0402-9ROOM=PMU
10UFC2123
2
1
20%
0402-9CERM-X5R6.3V
ROOM=PMU
2
1 C212410UF6.3V
0402-9ROOM=PMU
CERM-X5R
20%
C2125
2
1
6.3V
10UF
0402-9CERM-X5R
ROOM=PMU
20%
16
33 31 30 27 24 16 14 12 8
28
7 6 5
28
20
17 12 8
20
20
30
11
33 31 30 27 19
26 25 24
5
14 12 11
13
13
33 28 27 26 25 24 22 21 17 14
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
SYM 4 OF 5
VSS
SYM 5 OF 5
NC NC
SYM 1 OF 5
LDO INPUT
LDO
VDD_LDO2
VDD_LDO4
VDD_LDO6
VDD_LDO7
VDD_LDO5
VPP_OTP
VDD_BYPASS
VDD_LDO15
VDD_LDO14
VDD_LDO13
VDD_LDO11
VDD_LDO10
VDD_LDO9
VDD_LDO8
VPUMP
VLDO9_FB
VLDO9
VLDO8
VLDO7
VLDO6
VLDO5
VLDO4
VLDO3
VLDO2
VLDO15
VLDO14
VLDO13
VLDO12
VLDO11
VLDO10
VLDO1
VBYPASS
VDD_LDO1_3
OUT
FOREHEAD NTC
(3)
(4)
NOTE (1):INPUT PULL-DOWN 100-300k
NOTE (4):OUTPUT OPEN-DRAIN, REQUIRES PULL-UP
NOTE (3):INPUT PULL-UP OR DOWN 100k-300k
NOTE (2):INPUT PULL-DOWN 1M
CONTROL PIN NOTES:
(3)
(3)
(4)
(1)
(1)
(2)
AP NTC
RADIO PA NTC
(1)
(4)
NOTE:100PF CAPS ARE THE SAMPLING CAPS FOR PMU ADC
(1)
ANTIGUA PMU - GPIOs, NTCs
(1)
REAR CAMERA NTC
>TBD SECONDS CAUSES TWO-FINGER RESETBUTTON1 + BUTTON2 ASSERTED FOR
NOTE:VDROOP_DET R/C Low-pass Fc=1.06MHz
16 OF 59
VOLTAGE=0.0V
22 OF 49
A.0.0
051-1902
AP_TO_PMU_WDOG_RESET
AP_TO_PMU_SOCHOT1_LTRISTAR_TO_PMU_HOST_RESET
OWL_TO_PMU_SHDNPMU_TO_SYSTEM_COLD_RESET_L
OWL_TO_PMU_SLEEP1_REQUESTPMU_TO_OWL_SLEEP1_READYOWL_TO_PMU_ACTIVE_REQUESTPMU_TO_OWL_ACTIVE_READY
PMU_TO_OWL_CLK32KPMU_TO_WLAN_CLK32K
SYSTEM_ALIVE
PMU_TO_AP_IRQ_L
DWI_PMU_TO_PMGR_MISO
DWI_PMGR_TO_PMU_BACKLIGHT_MOSIDWI_PMGR_TO_PMU_SCLK
TRISTAR_TO_PMU_USB_BRICK_ID
BUTTON_MENU_KEY_LBUTTON_HOLD_KEY_LBUTTON_RINGER_A
TIGRIS_TO_PMU_INT_LBB_TO_PMU_PCIE_HOST_WAKE_LPMU_TO_BB_PMIC_RESET_R_L
STOCKHOLM_TO_PMU_HOST_WAKE
WLAN_TO_PMU_HOST_WAKECODEC_TO_PMU_MIKEY_INT_L
PMU_TO_BT_REG_ONBT_TO_PMU_HOST_WAKEPMU_TO_WLAN_REG_ON
PMU_TO_CODEC_DIGLDO_PULLDNCODEC_TO_AP_PMU_INT_LPMU_TO_BB_USB_VBUS_DETECTPMU_TO_STOCKHOLM_EN
AP_TO_PMU_AMUX_OUT
BUTTON_VOL_UP_LBUTTON_RINGER_A
LCM_TO_CHESTNUT_PWR_ENBUTTON_VOL_DOWN_L
PMU_AMUX_AY
TRISTAR_TO_PMU_USB_BRICK_IDCHESTNUT_TO_PMU_ADCMUX
BB_TO_PMU_AMUX_SMPS3BB_TO_PMU_AMUX_SMPS1
PMU_TO_WLAN_CLK32KBB_TO_PMU_AMUX_LDO11_SIM1AP_TO_PMU_TEST_CLKOUT
BB_TO_PMU_AMUX_SMPS4
FOREHEAD_NTCREAR_CAMERA_NTC
PMU_TCAL
RADIO_PA_NTCAP_NTC
PMU_XTAL1PMU_XTAL2
PMU_VDD_RTC
AP_NTC_RETURN
FOREHEAD_NTC_RETURN
RCAM_NTC_RETURN
PA_NTC_RETURN
PMU_VSS_RTC
PP1V8_SDRAM
I2C0_AP_SCLI2C0_AP_SDA
PMU_TO_AP_SOCHOT0_L
PMU_IREF
PMU_VDROOP_OUT
AP_GPU_SENSE_P
CHESTNUT_TO_PMU_ADCMUX
PMU_VDROOP_DET_IN
PMU_TO_BB_PMIC_RESET_L
PMU_VREF
PMU_AMUX_BY
PMU_TO_NAND_LOW_BATT_BOOT_L
TRISTAR_TO_AP_INT
PMU_TO_LCM_PANICB
I2C0_AP_SCL
SYSTEM POWER:PMU (3/3)
SYNC_MASTER=N/A SYNC_DATE=N/A
21 XW2230SHORT-10L-0.1MM-SM
ROOM=PMU
21 XW2210ROOM=PMU
SHORT-10L-0.1MM-SM
33 27 16 8
R1
P1
M4
H5
G5
P6
L3
N5
N4
M7
M6
N6
H6
T4
N3
N7
N8
T7
U7
R7
P9
P8
P7
K4
M5
R4
U8
V7
L8
K5
J11
K9
H11
G11
J10
H10
G10
J9
H9
G9
F9
K8
J8
H8
G8
J7
G7
F7
F5
E6
F6
G6
T5
K14
L10
M11
L12
L14
M10
L11
M12
N11
J13
K13
K11
K10
H14
H13
J12
G13
F13R5
P3
P4
U2000
CRITICALOMIT_TABLE
CSP
D2255A080UXUVAI2
ROOM=PMU
F11
G12
H12
21
R22010.00
1/32W
01005MF 0%ROOM=PMU
2
1R2260100K
1/32WMF
ROOM=PMU01005
5%
29
33
2
1 C2203
6.3V
PLACE_NEAR=U2000.R5:6mmROOM=CHESTNUT01005
10%1000PF
X5R-CERM
24
21
Y220032.768KHZ-20PPM-12.5PF
ROOM=PMU
CRITICAL
1.60X1.00-SM
5
24 8
17 13 11
33 9 5 3
2
1 C2260
ROOM=PMU
6.3V10%1000PF
01005X5R-CERM
8
33
3
5
33
33 16
33
33
3
8
2
1R2261100K
1/32WMF
ROOM=PMU01005
5%
33 16
9
9
30 27 9 5
9
11 9
9
8
30
5
9
27 9
9
33 27 8
33 27 16 8
29 27
33 32 8
33 32 8
33 32 16 8
33
33
33
33
24
33
13
33
30 8
33
21 XW2220SHORT-10L-0.1MM-SM
ROOM=PMU
17
21
R2200
5%
01005ROOM=PMU
1/32WMF
1.00K33
27 16
30 16
2
1 C2205
ROOM=PMU01005
10%
X5R10V
1000PF
21R2205
NO_XNET_CONNECTION=1
01005150
1/32W
ROOM=PMU
1%MF
2
1 C2270
X5R6.3V
0.22UF
0201
20%
ROOM=PMU2
1R2270
ROOM=PMU201
200K1%
MF1/20W
10
21
XW2200
ROOM=PMU
SHORT-10L-0.1MM-SM
2
1 C22020.22UF
X5R6.3V
ROOM=PMU
20%
0201
2
1 C220118PF5%
01005CERM16V
ROOM=PMU
2
1C22005%
01005CERM16V
18PF
ROOM=PMU
33 32 16 8
33 28 9 8
33 32 9 8
2
1C2240
01005
5%100PF
NP0-C0G16V
ROOM=PMU
2
1 C22505%100PF
01005NP0-C0G16V
ROOM=PMU 2
1R2250
ROOM=PMU
MF1/20W0.1%
0201
3.92K
2
1
R2240
01005
ROOM=PMU
10KOHM-1%
2
1
R2230
01005
10KOHM-1%
ROOM=PMU
2
1
R2220
01005
10KOHM-1%
ROOM=PMU
2
1C22105%
100PF
01005NP0-C0G
16V
ROOM=PMU
2
1C22205%
100PF
01005NP0-C0G
16V
ROOM=PMU
2
1C22305%
100PF
01005NP0-C0G
16V
ROOM=PMU
2
1
R2210
01005
10KOHM-1%
ROOM=PMU
21 XW2240SHORT-10L-0.1MM-SM
ROOM=PMU
30 16
27 16
15
33 31 30 27 24 15 14 12 8
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
NC
IN
RESETS
REFS
PMGR
ADC
BUTTONS
AMUX
NTC
XTAL
SYM 3 OF 5
COMPARATOR
GPIO
VDD_RTC
XTAL2
XTAL1
TDEV4
TDEV3
TCAL
TDEV2
TDEV1
AMUX_BY
AMUX_B7
AMUX_B6
AMUX_B5
AMUX_B4
AMUX_B2
AMUX_B3
AMUX_B0
AMUX_B1
AMUX_A7
AMUX_A6
AMUX_AY
AMUX_A4
AMUX_A5
AMUX_A1
AMUX_A2
AMUX_A3
AMUX_A0
GPIO21
GPIO20
GPIO19
GPIO17
GPIO18
GPIO16
GPIO15
GPIO14
GPIO13
GPIO12
GPIO11
GPIO10
GPIO9
GPIO8
GPIO7
GPIO6
GPIO5
GPIO4
GPIO3
GPIO2
GPIO1
BUTTON4
BUTTON3
BUTTON2
BUTTON1
BRICK_ID
ADC_IN
SCLK
MOSI
MISO
IRQ*
SCL
SDA
TMPR_DET
SYS_ALIVE
OUT_32K
SLEEP_32K
ACTIVE_RDY
ACTIVE_REQ
SLEEP1_RDY
SLEEP1_REQ
RESET*
SHDN
RESET_IN2
RESET_IN3
RESET_IN1
PRE_UVLO
VDROOP
VDROOP_DET
VREF
IREF
OUT
OUT
OUT
NC
NC
NC
NC
NC
NC
NC
IN
IN
OUT
OUT
OUT
IN
OUT
IN
IN
IN
IN
IN
OUT
OUT
OUT
OUT
IN
OUT
IN
OUT
IN
IN
IN
IN
OUT
IN
IN
BI
IN
IN
IN
IN
IN
NC
OUT
OUT
IN
OUT
IN
IN
OUT
IN
IN
IN
IN
OUT
IN
IN
IN
IN
IN
IN
TIGRIS CHARGER
APN:343S00033
17 OF 59
VOLTAGE=4.3V
23 OF 49
A.0.0
051-1902
SYSTEM_ALIVE
I2C1_AP_SDAI2C1_AP_SCL
TRISTAR_TO_TIGRIS_VBUS_OFF
TIGRIS_PMID
TIGRIS_LDO
TIGRIS_BUCK_LX
TIGRIS_TO_BATTERY_SWI
TIGRIS_TO_PMU_INT_R_L
TIGRIS_VBUS_DETECT
VBATT_SENSE
USB_VBUS_DETECT
TIGRIS_TO_PMU_INT_L
PP1V8_ALWAYS
PP1V8
TIGRIS_BOOTPP5V0_USB
PP1V8
SWI_AP_BI_TIGRIS
SWI_AP_BI_TIGRIS_FET
TIGRIS_ACTIVE_DIODE
PP_BATT_VCC
PP_VCC_MAIN
SYSTEM POWER:CHARGER
SYNC_MASTER=N/A SYNC_DATE=N/A
2
1 C2320
X5R-CERM
ROOM=CHARGER
4.2UF
0402-1
10%16V
2
1 C2306
16VNP0-C0G01005ROOM=CHARGER
100PF5%
16
5
30
33 30 26 25 8
33 30 26 25 8
2
1R2300NOSTUFF
ROOM=CHARGER
100K
1/32W5%
01005MF
2
1 C233010UF
ROOM=CHARGER
20%
0402-9CERM-X5R6.3V
18
18
2
1C2301100PF
ROOM=CHARGER
NP0-C0G01005
5%16V
2
1C2302
16V
ROOM=CHARGER
100PF
NP0-C0G01005
5%
2
1R2310100K
ROOM=CHARGER
MF
5%1/32W
01005
2
1 C2310
16V10%
0402-1
4.2UF
X5R-CERM
ROOM=CHARGER
B3
B2
B1
A3
A2
A1
C3
C2
C1
Q2300
BGA
CRITICAL
ROOM=CHARGER
CSD68827W
2
1R2302DEFAULT_RESISTOR_40200OHM_2_1
ROOM=CHARGER
01005
40.2K1%1/32WMF
2
1R23010.00
1/32W
ROOM=CHARGER01005MF
0%
NOSTUFF
9 8
1
2
3
Q2301
ROOM=CHARGER
CRITICAL
DMN2990UFADFN0806
C2
D2
B2
A2
F4
F1
E5
C5
D5
B5
A5
F3
E3
G3
E4
F5
C3
D3
B3
A3
G4
G2
G1
F2
C4
D4
B4
A4
G5
E1
C1
D1
B1
A1
E2
U2300SN2400AB0
ROOM=CHARGER
CRITICAL
WCSP
2
1 C2323
35V
01005
5%
ROOM=CHARGER
NP0-C0G
100PF
2
1 C2322
ROOM=CHARGER
35V
01005
5%
NP0-C0G
100PF
2
1 C2311
35V
01005
5%
ROOM=CHARGER
NP0-C0G
100PF
21
R2320
ROOM=CHARGER
1/32W1%
30.1K
MF01005
21
L23001.0UH-20%-3.6A-0.060OHM
PIQA20161T-SMROOM=CHARGER
CRITICALOMIT_TABLE
21
C2300
ROOM=CHARGER
0.047UF
10%16V
0201X5R
21
R2311
1/32W1%
100
MF01005
ROOM=CHARGER
2
1 C233110UF
CERM-X5R0402-9ROOM=CHARGER
6.3V20%
2
1 C2332
6.3V20%
ROOM=CHARGER
X5R-CERM0201
2.2UF
2
1 C2307
01005NP0-C0G
100PF
ROOM=CHARGER
16V5%
2
1 C2304
6.3VX5R-CERM
ROOM=CHARGER0201
2.2UF20%
2
1 C2303
X5R-CERM
ROOM=CHARGER0201
6.3V
2.2UF20%
2
1 C2333
ROOM=CHARGER
X5R-CERM0201
6.3V
2.2UF20%
2
1 C2305
6.3V
0201
20%
ROOM=CHARGER
X5R-CERM
2.2UF
2
1 C2321
0402-1X5R-CERM
10%16V
4.2UF
ROOM=CHARGER
16 13 11
15 12 8
33 29 21 20 17 14 13 12 9 8 7 6 5 3
31 30 3
33 29 21 20 17 14 13 12 9 8 7 6 5 3
18 3
33 28 27 26 25 24 22 21 15 14
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
OUT
OUT
IN
IN
BI
BI
IN
G
S
D
BI
D
S
G
PMID
VBUS
PGND
PGND
PGND
PGND
HDQ_HOST
HDQ_GAUGE
ACT_DIODE
BAT_SNS
BAT
BAT
BAT
BAT
BUCK_SW
BUCK_SW
BUCK_SW
BUCK_SW
BOOT
LDO
TEST
VBUS_DET
INT
VBUS_OVP_OFF
SCL
SDA
SYS_ALIVE
VBUS
VBUS
VBUS
VBUS
VDD_MAIN
VDD_MAIN
VDD_MAIN
VDD_MAIN
THIS ONE ON MLB --->
BATTERY CONNECTOR516S00105 (PLUG)
516S00104 (RCPT)
18 OF 59
VOLTAGE=4.3V
24 OF 49
A.0.0
051-1902
TIGRIS_TO_BATTERY_SWI
VBATT_SENSE
PP_BATT_VCC
TIGRIS_BATTERY_SWI_CONN
SYSTEM POWER:BATTERY CONN
SYNC_MASTER=N/A SYNC_DATE=N/A
2
1 C2412
10V10%
01005X7R-CERM
220PF
ROOM=BATTERY_B2B
2
1 C2411
ROOM=BATTERY_B2B
NP0-C0G01005
5%16V
100PF
2
1 C2410
16V5%
01005NP0-C0G
56PF
ROOM=BATTERY_B2B
12
11
109
87
6
5
4
3 2
1
J2400
CRITICAL
RCPT-BATT-2BLADESF-ST-SM
ROOM=BATTERY_B2B
21
R2400
1/32W5%
01005MF
100
ROOM=BATTERY_B2B
2
1 C2400
16V5%
01005NP0-C0G
56PF
ROOM=BATTERY_B2B
17
17 21
XW2400
ROOM=BATTERY_B2B
SHORT-10L-0.25MM-SM
PLACE_NEAR=J2400.1:3mm
17 3
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
BI
OUT
70K INT PU
SO NO NEED FOR 0-OHM TO GROUND OPTION ON PIN 7.
R3020 SHOULD BE STUFFED FOR ST PHOSPHORUS ONLY.
114K INT PD
114K INT PU
ALPS (APN:338S00084)
1.09M INT PU
FOR BOSCH PHOSPHORUS, PINS 1 AND 7 ARE SHORTED INTERNALLY,
*NOTE: B1, D1, D2 connections are for AKM backup only.
PHOSPHOROUSBOSCH (APN:338S00044)
MAGNESIUM - COMPASSCARBON - ACCEL & GYRO
DISCRETE ACCEL
INVENSENSE (APN: 338S00017, 338S00087)
BOSCH (APN: 338S1163)
19 OF 59
30 OF 49
A.0.0
051-1902
SPI_OWL_TO_IMU_SCLK
GYRO_CHARGE_PUMP
PP1V8_IMU_OWL
COMPASS_TO_OWL_INT
SPI_OWL_TO_IMU_MOSI
SPI_IMU_TO_OWL_MISO
PP1V8_IMU_OWL
SPI_OWL_TO_IMU_SCLK
SPI_OWL_TO_COMPASS_CS_L
ACCEL_GYRO_TO_OWL_INT1
SPI_OWL_TO_ACCEL_GYRO_CS_L
SPI_IMU_TO_OWL_MISO
DISCRETE_ACCEL_TO_OWL_INT2
DISCRETE_ACCEL_TO_OWL_INT1
SPI_OWL_TO_IMU_MOSISPI_IMU_TO_OWL_MISO
SPI_IMU_TO_OWL_MISO
PHOSPHORUS_TO_OWL_IRQ_R
SPI_OWL_TO_PHOSPHOROUS_CS_LSPI_OWL_TO_IMU_SCLK
PP1V8_IMU_OWL
PP3V0_TRISTAR
PP1V8_IMU_OWL
PHOSPHORUS_TO_OWL_IRQ
SPI_OWL_TO_DISCRETE_ACCEL_CS_L SPI_OWL_TO_IMU_SCLK
DISCRETE_ACCEL_TO_OWL_INT1_R
DISCRETE_ACCEL_TO_OWL_INT2_R
SPI_IMU_TO_OWL_MISO_R
SPI_OWL_TO_IMU_MOSI
SPI_OWL_TO_IMU_MOSI
ACCEL_GYRO_TO_OWL_INT2
PP1V8_IMU_OWL
SYNC_MASTER=N/A SYNC_DATE=N/A
SENSORS:MOTION SENSORS
2
1C3013
ROOM=CARBON0201X6S
0.1UF10%6.3V
2
1 C3002
01005
16VNP0-C0G
5%
ROOM=MAGNESIUM
NOSTUFF
100PF
2
1 C3007NOSTUFF
ROOM=MAGNESIUM
5%100PF
NP0-C0G16V
01005
9
9 9
19 9
19 9
19 9
116
3
2
414
7
15
13
12
11
109
8
6
5
U3010
CRITICALROOM=CARBON
LGA
OMIT_TABLE
MPU-6700-12-COMBO
21
R303220.0
OMIT_TABLE
1/32WMF
5%
01005
78
2
3
1
13
5
6
10
14
12
119
4
U3030
LGA
CRITICAL
BMA282
OMIT_TABLE
2
1 C3032
OMIT_TABLE
0.1UF
X5R-CERM
20%
01005
6.3V2
1 C3031
OMIT_TABLE0201X5R-CERM
2.2UF6.3V20%
21
R3030
OMIT_TABLE
5%1/32WMF
20.0
01005
21
R3031
OMIT_TABLE
MF1/32W5%
20.0
01005
2
1 C3003
01005
16V
56PF
NOSTUFF
5%
NP0-C0G
ROOM=MAGNESIUM
C1
C2
C4
C3
B4
A4
A3
D2
D1
B3
B1
D4
A1
A2
U3000
CRITICAL
LGA
HSCDTD601A-19
ROOM=MAGNESIUM
21
R3020
01005
ROOM=PHOSPHORUS
MF1/32W
0.00
0%
NOSTUFF
2
1 C3008
ROOM=MAGNESIUM
NOSTUFF
6.3VX5R-CERM01005
20%0.1UF
68
53
4
71
2
U3020
LGA
ROOM=PHOSPHORUS
BMP282BC
CRITICAL
2
1 C300020%6.3V
2.2UF
0201ROOM=MAGNESIUM
X5R-CERM
2
1 C301220%6.3V
2.2UF
0201X5R-CERM
ROOM=CARBON
2
1 C300120%0.1UF
01005X5R-CERM6.3V
ROOM=MAGNESIUM
2
1 C3010
01005
20%0.1UF6.3VX5R-CERM
ROOM=CARBON
19 9
19 9
9
9
19 9
2
1 C3006
01005
5%56PF16V
NOSTUFF
NP0-C0G
ROOM=MAGNESIUM
2
1 C3005
01005NP0-C0G
56PF16V5%
NOSTUFF
ROOM=MAGNESIUM
2
1 C3004
01005
16V
56PF5%
NP0-C0G
NOSTUFF
ROOM=MAGNESIUM
2
1 C302020%0.1UF
01005X5R-CERM6.3V
ROOM=PHOSPHORUS
2
1 C302120%
X5R6.3V
ROOM=PHOSPHORUS
1.0UF
0201-1
19 9
19 9
19 9
9
2
1 C3022
01005ROOM=PHOSPHORUS
16V5%
NOSTUFF
56PF
2
1 C3025
01005
5%16V
NOSTUFF
ROOM=PHOSPHORUS
NP0-C0G
56PF
2
1 C3024
01005ROOM=PHOSPHORUS
56PF5%16V
NOSTUFF
NP0-C0G2
1 C3023
01005ROOM=PHOSPHORUS
56PF
NP0-C0G
5%16V
NOSTUFF
19 14 12
19 14 12
19 9
9
9
19 14 12
33 31 30 27 15
19 14 12
9
9 19 9
19 9
19 14 12
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
IN
OUT OUT
OUT
IN
INCS
FSYNC/GND
REGOUT/GND_CAP
INT/INT2
GND1
GND2
GND3
GND4
GND5
GND6
SCL/SPC
DRDY/INT1
SDA/SDI
SA0/SDO
VDDIOVDD
CS*
PS
VDDIO
SCX
INT1
INT2
GNDIOGND
VDD
SDO
SDX
VPP
RSV
RSV
RSV
VDD
VSS
SDO
SCL/SCK
SDA/SDI
CSB
TRG/SE
DRDY
RSV
RST*
VDDIOVDD
GND
SCK
SDI
CS*
SDO
NC
NC
NCIN
IN
IN
OUT
OUT
OUT
IN
IN
IN
PROX & ALS INTERFACE
CAMERA I/O
CAMERA MIPI
516S00049 (PLUG)
FOREHEAD CONNECTOR516S00048 (RCPT)THIS ONE ON MLB --->
CAMERA POWER
PROX & ALS POWERFOREHEAD FLEX (FCAM)
NOTE:INTERRUPT FOR DOPPLER PROX
20 OF 59
VOLTAGE=2.86V
VOLTAGE=3.0V
VOLTAGE=3.0V
VOLTAGE=1.8V
VOLTAGE=1.2V
VOLTAGE=2.85V
31 OF 49
A.0.0
051-1902
MAKE_BASE=TRUEI2C2_AP_SCL
MIPI_FCAM_TO_AP_DATA0_CONN_P
PP_CODEC_TO_FRONTMIC3_BIAS_CONN
AP_TO_FCAM_CLK_CONN
CODEC_TO_HAC_N
I2C_ISP_BI_FCAM_SDA
PP3V0_PROX_ALS PP3V0_PROX_CONN
PP3V0_ALS_CONN
AP_TO_FCAM_SHUTDOWN_L
PP3V0_ALS_CONN
I2C_ISP_BI_FCAM_SDAAP_TO_FCAM_SHUTDOWN_CONN_L
AP_TO_FCAM_CLK_CONN
MIPI_FCAM_TO_AP_CLK_P
MIPI_FCAM_TO_AP_CLK_N MIPI_FCAM_TO_AP_CLK_CONN_N
MIPI_FCAM_TO_AP_CLK_CONN_P
MIPI_FCAM_TO_AP_DATA1_P
MIPI_FCAM_TO_AP_DATA1_N MIPI_FCAM_TO_AP_DATA1_CONN_N
MIPI_FCAM_TO_AP_DATA1_CONN_P
MIPI_FCAM_TO_AP_DATA0_P
MIPI_FCAM_TO_AP_DATA0_N MIPI_FCAM_TO_AP_DATA0_CONN_N FRONTMIC3_TO_CODEC_AIN4_P
TOUCH_TO_PROX_TX_EN_BUFF
MIPI_FCAM_TO_AP_DATA1_CONN_N
ALS_TO_AP_INT_CONN_L
TOUCH_TO_PROX_RX_EN_FCAM_CONN
I2C2_AP_BI_ALS_SDA_CONN
PP3V0_PROX_CONN
PGND_IRLED_K
PP1V8_TOUCH
PP_CODEC_TO_FRONTMIC3_BIAS_CONNPP3V0_PROX_IRLED
PP2V85_FCAM_AVDD_CONNPP1V2_FCAM_VCORE_CONN
CODEC_TO_HAC_CONN_N
CODEC_TO_HAC_CONN_P
CODEC_TO_RCVR_CONN_P
FRONTMIC3_TO_CODEC_AIN4_CONN_P
FRONTMIC3_TO_CODEC_AIN4_CONN_N
CODEC_TO_RCVR_P
FRONTMIC3_TO_CODEC_AIN4_N
FRONTMIC3_TO_CODEC_AIN4_CONN_P
CODEC_TO_HAC_CONN_P
PROX_TO_TOUCH_RX_FCAM_CONN
MIPI_FCAM_TO_AP_DATA1_CONN_PMIPI_FCAM_TO_AP_CLK_CONN_NMIPI_FCAM_TO_AP_CLK_CONN_PMIPI_FCAM_TO_AP_DATA0_CONN_P
MIPI_FCAM_TO_AP_DATA0_CONN_N
I2C2_AP_TO_ALS_SCL_CONN
PP1V8_FCAM_CONNCODEC_TO_HAC_CONN_NCODEC_TO_RCVR_CONN_P
CODEC_TO_RCVR_CONN_N
ALS_TO_AP_INT_L
I2C2_AP_TO_ALS_SCL_CONN
PP1V8 PP1V8_FCAM_CONN
PP3V0_PROX_IRLED
PP_CODEC_TO_FRONTMIC3_BIAS
I2C_ISP_TO_FCAM_SCL
TOUCH_TO_PROX_RX_EN_FCAM_CONN
I2C2_AP_BI_ALS_SDA_CONN
AP_TO_FCAM_CLK
CODEC_TO_HAC_P
CODEC_TO_RCVR_CONN_NCODEC_TO_RCVR_N
FRONTMIC3_TO_CODEC_AIN4_CONN_N
I2C_ISP_TO_FCAM_SCL
I2C_TOUCH_BI_MAMBA_PROX_SDA
PROX_TO_TOUCH_RX_LCM_CONN
MAKE_BASE=TRUEI2C2_AP_SDA
ALS_TO_AP_INT_CONN_L
PP1V2_CAMERA PP1V2_FCAM_VCORE_CONN
AP_TO_FCAM_SHUTDOWN_CONN_L
I2C_TOUCH_TO_MAMBA_PROX_SCL
PROX_TO_TOUCH_RX_FCAM_CONN
PGND_IRLED_K
PP2V85_FCAM_AVDD_CONNPP2V85_CAM_AVDD_PMU
SYNC_MASTER=N/A
CAMERA:FOREHEAD FLEX B2B
SYNC_DATE=N/A
2
1 C3144
01005
16V
ROOM=CG_B2B
NP0-C0G
5%56PF
2
1 C3111
01005NP0-C0G
16V5%
100PF
ROOM=CG_B2B
21
R3144
01005
1/32W0%
MF
ROOM=CG_B2B
DOPPLER_PROX
0.00
21
R3142
01005
DOPPLER_PROX
ROOM=CG_B2B
0%
0.00
1/32WMF
2
1 C3110
01005ROOM=CG_B2B
NP0-C0G16V5%
100PF
21
FL3126
01005ROOM=CG_B2B
120-OHM-210MA
2 1
FL3125
01005ROOM=CG_B2B
120-OHM-210MA
21
FL3111
01005ROOM=CG_B2B
120-OHM-210MA
21
FL3110
01005120-OHM-210MA
ROOM=CG_B2B
4
3 2
1
L3102TAM0605
CRITICAL
65-OHM-0.1A-0.7-2GHZ
ROOM=CG_B2B
4
3 2
1
L310165-OHM-0.1A-0.7-2GHZ
TAM0605
CRITICAL
ROOM=CG_B2B
4
3 2
1
L3100TAM0605
ROOM=CG_B2B
CRITICAL
65-OHM-0.1A-0.7-2GHZ
3635
3433
3231
3029
2827
2625
2423
2221
2019
1817
1615
1413
1211
109
87
65
43
21
42
41
4039
3837
J3100
ROOM=CG_B2B
CRITICAL
F-ST-SM
AA20L-S036VA1
29 28
2
1C3140
01005
5%
ROOM=CG_B2B
16V
56PF
NOSTUFF
NP0-C0G
29
2
1R3140
01005MF
ROOM=CG_B2B
5%1/32W
1.00M2
1
3
Q3140DMN3730UFB4
ROOM=CG_B2B
DFN1006H4-3
ANALOG_PROXCRITICAL
21
R3143
01005
ANALOG_PROX
0.00
ROOM=CG_B2B
1/32W0%
MF
29 20
2
1R3141
01005MF1/32W
ROOM=CG_B2B
100K5%
2
1 C312420%6.3V
2.2UF
0201X5R-CERM
ROOM=CG_B2B
2
1C313020%6.3V
2.2UF
0201X5R-CERM
ROOM=CG_B2B
2
1 C312720%0.1UF
01005
6.3VX5R-CERM
ROOM=CG_B2B
2
1 C312120%0.1UF
01005
6.3VX5R-CERM
ROOM=CG_B2B
2
1C312820%6.3V
2.2UF
0201X5R-CERM
ROOM=CG_B2B
2
1C312920%
6.3V
2.2UF
0201X5R-CERM
ROOM=CG_B2B
2
1 C312220%6.3V
2.2UF
0201X5R-CERM
ROOM=CG_B2B
2
1 C312320%6.3V
2.2UF
0201X5R-CERM
ROOM=CG_B2B
2
1C310620%6.3V
2.2UF
0201X5R-CERM
ROOM=CG_B2B
29 28
23
23
23
23
23
23
29 8
29 8
29
7
7
7
7
7
7
7
7
8
20 7
20 7
2
1 C3126
01005
16VNP0-C0G
5%100PF
ROOM=CG_B2B
2
1 C3125
01005
16V5%
NP0-C0G
100PF
ROOM=CG_B2B
2
1 C3120
01005NP0-C0G16V
ROOM=CG_B2B
5%100PF
2
1 C3104
01005
16VNP0-C0G
5%
ROOM=CG_B2B
100PF
2
1 C3102
01005ROOM=CG_B2B
100PF5%
16VNP0-C0G
2
1 C3100
01005
100PF
ROOM=CG_B2B
NP0-C0G16V5%
21
FL3104FERR-22-OHM-1A-0.055OHM
0201ROOM=CG_B2B
21
FL3102
ROOM=CG_B2B0201
FERR-22-OHM-1A-0.055OHM
2
1 C3113
01005
56PF5%
NP0-C0G16V
ROOM=CG_B2B
2
1 C3112
01005
56PF
NP0-C0G
ROOM=CG_B2B
16V5%
2
1 C31050.1UF
01005
6.3VX5R-CERM
ROOM=CG_B2B
20%
2
1 C310120%0.1UF
01005X5R-CERM6.3V
ROOM=CG_B2B
2
1 C310320%0.1UF
01005X5R-CERM6.3V
ROOM=CG_B2B
21
FL3100
ROOM=CG_B2B0201
FERR-22-OHM-1A-0.055OHM
2
1 C3146
01005ROOM=CG_B2B
5%
NP0-C0G16V
100PF
2 1
FL3146
01005120-OHM-210MA
ROOM=CG_B2B
2 1
FL3151
01005
70-OHM-25%-0.28A
ROOM=CG_B2B
2 1
FL3152
01005ROOM=CG_B2B
70-OHM-25%-0.28A
21
FL3154
01005ROOM=CG_B2B
70-OHM-25%-0.28A
21
FL3153
01005
70-OHM-25%-0.28A
ROOM=CG_B2B
2
1 DZ3151NO_XNET_CONNECTION=1
ROOM=CG_B2B
12V-33PF01005-1
2
1 DZ3152NO_XNET_CONNECTION=1
01005-112V-33PF
ROOM=CG_B2B
2
1 DZ3155NO_XNET_CONNECTION=1
010056.8V-100PF
ROOM=CG_B2B
2
1 DZ3156NO_XNET_CONNECTION=1
01005ROOM=CG_B2B
6.8V-100PF
2 1
FL3156
01005
120-OHM-210MA
ROOM=CG_B2B
21
FL3155
01005ROOM=CG_B2B
120-OHM-210MA
2
1 DZ3150010056.8V-100PF
ROOM=CG_B2B
21
FL3150
01005
120-OHM-210MA
ROOM=CG_B2B
2
1 C3143
01005
5%
ROOM=CG_B2B
16VNP0-C0G
56PF
NOSTUFF
2
1 C3145
01005ROOM=CG_B2B
56PF5%16VNP0-C0G
2
1 DZ3154NO_XNET_CONNECTION=1
01005-1ROOM=CG_B2B
12V-33PF
2
1 DZ3153NO_XNET_CONNECTION=1
ROOM=CG_B2B
01005-112V-33PF
20
20
20
15 20
20
20
20 7
20
20
20
20
20
20
20
20
20
29 20
20
20
20
29 28 14
20
20 15
20
20
20
20
20
20
20
20
20
20
20
20
20
20
20
20
20
20 20
20
20
33 29 21 17 14 13 12 9 8 7 6 5 3 20
20 15
24
20 7
20
20
20
20
21 14 20
20
20
20
20 15
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.SYM_VER-2
SYM_VER-2
SYM_VER-2
IN
INS
D
SYM_VER_1
G
IN
BI
IN
IN
IN
OUT
IN
OUT
IN
BI
OUT
OUT
OUT
OUT
OUT
OUT
OUT
IN
IN
OUT
BI
IN
DIGITAL I/O
516S00043 (RCPT)THIS ONE ON MLB --->
RCAM CONNECTOR
516S00042 (PLUG)
REAR CAMERA FLEX
NOTE: OUTPUT IMPDEANCE MUST BE >0.01-OHM
IN ORDER TO MEET CAP ESR REQUIREMENT PER LDO SPEC.
CAMERA POWER
21 OF 59
VOLTAGE=1.8V
VOLTAGE=2.85VVOLTAGE=2.85V
VOLTAGE=1.2V
VOLTAGE=4.3V
32 OF 49
A.0.0
051-1902
RCAM_TO_LED_DRIVER_STROBE_EN_CONN
I2C_ISP_TO_RCAM_SCL
PP1V8_RCAM_CONN
MIPI_RCAM_TO_AP_DATA0_CONN_P
MIPI_RCAM_TO_AP_DATA3_CONN_P
MIPI_RCAM_TO_AP_DATA1_CONN_NMIPI_RCAM_TO_AP_DATA1_CONN_P
MIPI_RCAM_TO_AP_CLK_CONN_NMIPI_RCAM_TO_AP_CLK_CONN_P
MIPI_RCAM_TO_AP_DATA2_CONN_NMIPI_RCAM_TO_AP_DATA2_CONN_P
I2C_ISP_BI_RCAM_SDA
AP_TO_RCAM_CLK_CONNAP_TO_RCAM_SHUTDOWN_CONN_L
MIPI_RCAM_TO_AP_DATA3_CONN_N
MIPI_RCAM_TO_AP_DATA0_CONN_N
AP_TO_RCAM_CLK
I2C_ISP_TO_RCAM_SCL
I2C_ISP_BI_RCAM_SDA
RCAM_TO_LED_DRIVER_STROBE_EN
AP_TO_RCAM_SHUTDOWN_L
AP_TO_RCAM_CLK_CONN
AP_TO_RCAM_SHUTDOWN_CONN_L
RCAM_TO_LED_DRIVER_STROBE_EN_CONN
PP1V2_CAMERA
PP1V8 PP1V8_RCAM_CONN
BUCK6_FB
PP2V85_RCAM_AVDD_CONN
PP1V2_RCAM_DIGITAL_CONNPP1V2_RCAM_DIGITAL_CONN
PP2V85_RCAM_AVDD_CONNPP2V85_RCAM_AVDD_LDO
PP1V2_RCAM_DIGITAL_CONN
PP_VCC_MAIN PP_VCC_MAIN_LDO
CAM_EXT_LDO_EN
CAMERA:REAR CAMERA B2B
SYNC_MASTER=N/A SYNC_DATE=N/A
70-OHM-25%-0.28AFL3202
21
01005ROOM=RCAM_B2B
2.2UF20%6.3V
ROOM=RCAM_B2B0201X5R-CERM
C32101
2
14
52
3
U3200LP5907SNX-2.85
X2SON
2
1R3203
ROOM=RCAM_B2B
01005
0.000%
1/32WMF
2
1 C3234
NP0-C0G
5%16V
56PF
01005ROOM=RCAM_B2B
2
1 C32325%100PF
NP0-C0G16V
01005ROOM=RCAM_B2B
2
1 C3231
ROOM=RCAM_B2B01005
16VNP0-C0G
100PF5%
21
FL320010-OHM-1.1A
01005
ROOM=RCAM_B2B
2
1C3211
X5R-CERM
20%6.3V
0201ROOM=RCAM_B2B
2.2UF
34 33
32 31
30 29
28 27
26 25
24 23
22 21
20 19
18 17
16 15
14 13
12 11
10 9
8 7
6 5
4 3
2 1
38 37
36 35
J3200
F-ST-SM
ROOM=RCAM_B2B
CRITICAL
AA26-S034VA1
2
1 C3299NOSTUFF
ROOM=RCAM_B2B01005
NP0-C0G16V5%
100PF
21
FL3231
ROOM=RCAM_B2B
01005
120-OHM-210MA
2
1C32305%
01005
100PF16VNP0-C0G
ROOM=RCAM_B2B
21
FL3201
0201ROOM=RCAM_B2B
FERR-22-OHM-1A-0.055OHM
22 21 7
22 21 7
7
7
7
7
7
7
7
7
7
7
2
1 C3203
X5R-CERM0201ROOM=RCAM_B2B
2.2UF20%6.3V
2
1 C320420%6.3V
0201ROOM=RCAM_B2B
X5R-CERM
2.2UF
2
1 C3205
01005ROOM=RCAM_B2B
16V5%
NP0-C0G
100PF
2
1 C323356PF5%16VNP0-C0G01005ROOM=RCAM_B2B
2
1 C32062.2UF6.3VX5R-CERM
ROOM=RCAM_B2B
20%
0201
2
1C3200
6.3V
2.2UF20%
X5R-CERM
ROOM=RCAM_B2B0201
2
1 C3221
NP0-C0G01005
5%100PF16V
ROOM=RCAM_B2B
2
1 C3220
0201-1X5R
ROOM=RCAM_B2B
6.3V20%1.0UF
21
FL3220
0201ROOM=RCAM_B2B
FERR-22-OHM-1A-0.055OHM
7
7
21
FL3232
ROOM=RCAM_B2B
120-OHM-210MA
01005
22
22 21 7
22 21 7
22 21 7
22 21 7
2
1 C3202
NP0-C0G
ROOM=RCAM_B2B
16V
01005
5%100PF
21
FL3230
01005ROOM=RCAM_B2B
120-OHM-210MA
2
1 C3201
01005
0.1UF6.3V20%
ROOM=RCAM_B2B
X5R-CERM
21
21
21
21
21
21
21
20 14
33 29 20 17 14 13 12 9 8 7 6 5 3 21
14
21
21 21
21
21
33 28
27 26 25 24 22 17 15 14
8
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
VIN
EN
EPADGND
VOUT
IN
BI
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
IN
IN
OUT
BI
OUT
BI
IN
DUAL LED STROBE DRIVER
INT 200K PD
APN:353S3899
INT 200K PD
INT 200K PD
INT 200K PD
22 OF 59
VOLTAGE=5.0V
VOLTAGE=5.0V
VOLTAGE=5.0V
VOLTAGE=5.0V
33 OF 49
A.0.0
051-1902
I2C_ISP_TO_RCAM_SCL
BB_TO_LED_DRIVER_GSM_BURST_INDI2C_ISP_BI_RCAM_SDA
AP_TO_LED_DRIVER_ENPP_LED_DRIVER_COOL_LED
PP_LED_DRIVER_WARM_LED
LED_MODULE_NTC
PP_LED_DRIVER_SW
PP_VCC_MAIN
PP_LED_BOOST_OUT
RCAM_TO_LED_DRIVER_STROBE_EN
SYNC_DATE=N/ASYNC_MASTER=N/A
CAMERA:STROBE DRIVER
2
1 C3394
6.3V20%
0402-9CERM-X5R
10UF
ROOM=STROBE
2
1 C3308
ROOM=STROBE
NP0-C0G
100PF5%16V
010052
1 C3373
ROOM=STROBE
100PF
NP0-C0G01005
5%16V
21
PIQA20161T-SM
ROOM=STROBE
1.0UH-20%-3.6A-0.060OHML3300
CRITICALOMIT_TABLE
32
8
21
33 27
2
1 C3396
6.3V20%
0402-9CERM-X5R
10UF
ROOM=STROBE
21 7
21 7
2
1C3386
ROOM=STROBE
10UF6.3V20%
0402-9CERM-X5R 2
1C3387
0402-9ROOM=STROBE
20%
CERM-X5R
10UF6.3V
E4
C2
E1
B2
A2
E3
E2
D2
C3
B3
A3
D4
C4
B4
A4
D1
B1
A1
D3
C1
U3300
ROOM=STROBEWLCSP
LM3564A1TMX
CRITICAL
32
32
33 28 27 26 25 24 21 17 15 14
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
OUT
IN
IN
IN
IN
BI
IN
OUT
GNDAGND
SCL
TX
SDA
TORCH
ENABLE
STROBE
TEMP
LED2
LED1
SW
NC
LOWER MIC
ANC ERROR MIC
CALTRA AUDIO CODEC (ANALOG INPUTS & OUTPUTS)
VOICE MIC
ANC REF MIC
23 OF 59
35 OF 49
A.0.0
051-1902
REARMIC2_TO_CODEC_AIN3_P
FRONTMIC3_TO_CODEC_AIN4_PFRONTMIC3_TO_CODEC_AIN4_N
LOWERMIC1_TO_CODEC_AIN1_NLOWERMIC1_TO_CODEC_AIN1_P
MIKEYBUS_CALTRA_DATA_PMIKEYBUS_CALTRA_DATA_N
CODEC_TO_HAC_P
CODEC_TO_RCVR_NCODEC_TO_RCVR_P
CODEC_TO_HPHONE_L
CODEC_HSIN_N
CODEC_HSIN_P
CODEC_TO_HAC_N
CODEC_TO_HPHONE_HS4
CODEC_TO_HPHONE_HS3
CODEC_TO_HPHONE_R
HPHONE_TO_CODEC_DETECT
CODEC_TO_HPHONE_HS4_REFCODEC_TO_HPHONE_HS3_REF
MIKEYBUS_DATA_N
CODEC_HSIN_R_N
MIKEYBUS_DATA_P
CODEC_HSIN_R_P
REARMIC2_TO_CODEC_AIN3_N
LOWERMIC4_TO_CODEC_AIN2_NLOWERMIC4_TO_CODEC_AIN2_P
SYNC_DATE=05/29/2014SYNC_MASTER=N71_SINGLE_BRD
AUDIO:CALTRA CODEC (1/2)
21
C3554
ROOM=CODEC
16VNP0-C0G01005
5%
100PF
21
R350320.0
1/32WMF
01005
5%
ROOM=CODEC
21
R3502
MF1/32W
20.0
ROOM=CODEC01005
5%
21
C3552ROOM=CODEC
16VNP0-C0G01005
100PF
5%
B9
A9
G10
D1
E1
M10
M4
L10
M5
K11
K10
J9
J12
H12
B2
A2
B3
A3
C3
C4
B4
A4
L8
M8
L9
M9
G2
G3
F2
F3
F1
G1
J3
J4
K2
K1
K3
L3
L2
L1
U3500
CRITICAL
ROOM=CODEC
WLCSP-1
CS42L71
21
C3506
ROOM=CODECX5R-CERM
20%
0.1UF
6.3V01005
21
C3505
20%
X5R-CERMROOM=CODEC
01005
0.1UF
6.3V
21
R3550
ROOM=CODEC
1.33K
1/32WMF
1%
NO_XNET_CONNECTION=1
01005
21
R3515ROOM=CODEC
1.33K
1%1/32WMF
01005NO_XNET_CONNECTION=1
2
1 C350410%220PF10V
ROOM=CODEC
01005X7R-CERM
2
1C3550
ROOM=CODEC
56PF
NOSTUFF
NP0-C0G01005
5%16V
2
1C3551
ROOM=CODEC
NOSTUFF
56PF16V
NP0-C0G01005
5%
32
20
20
31
31
20
20
20
31
20
31
31
31
31
31
31
30
30
32
31
31
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
NC
NC
SYM 1 OF 3
HS3_REF
HS4_REF
HPDETECT
HPOUTB
HS3
HS4
AOUT2-
HSIN+
HSIN-
HPOUTA
AOUT1+
AOUT1-
AOUT2+
MBUS_REF
DN
DP
AIN1+
AIN1-
AIN2+
AIN2-
AIN3+
AIN3-
AIN4-
AIN4+
AIN5-
AIN5+
AIN6-
AIN6+
AIN7+
AIN7-
DMIC3_DATA
DMIC3_CLK
DMIC2_CLK
DMIC2_DATA
DMIC4_CLK
DMIC1_DATA
DMIC1_CLK
PDM_CLK
DMIC4_DATA
PDM_DATA
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
CALTRA AUDIO CODEC (POWER & I/O)
24 OF 59
VOLTAGE=2.86V
VOLTAGE=2.86V
VOLTAGE=0
VOLTAGE=1.2V
VOLTAGE=2.86V
VOLTAGE=2.86V
36 OF 49
A.0.0
051-1902
LOWERMIC4_BIAS_FILT_RET
REARMIC2_BIAS_FILT_RET
LOWERMIC1_BIAS_FILT_RET
PP1V8_SDRAM
CODEC_AGND
FRONTMIC3_BIAS_FILT_RET
CALTRA_HS_BIAS_FILT
CALTRA_HS_BIAS_FILT_IN
FRONTMIC3_BIAS_FILT_IN
PP_CODEC_TO_LOWERMIC4_BIAS
REARMIC2_BIAS_FILT_IN
LOWERMIC1_BIAS_FILT_INPP_CODEC_TO_LOWERMIC1_BIAS
CODEC_AGND
CALTRA_FILTP
CALTRA_FLYP
CALTRA_GNDCP
CALTRA_FLYN
CALTRA_LP_FILTP
CALTRA_VCP_FILTN
CALTRA_VCP_FILTP
CALTRA_FLYC
PP1V2_VD_FILT
PP_VCC_MAIN
PP1V8_VA
PP_CODEC_TO_FRONTMIC3_BIAS
CODEC_RESET_L
I2S_AP_TO_CODEC_MSP_LRCLK
I2S_AP_TO_CODEC_XSP_DOUTI2S_CODEC_TO_AP_OWL_XSP_DIN
SPI_AP_TO_CODEC_MOSI
PMU_TO_CODEC_DIGLDO_PULLDN
I2S_AP_TO_CODEC_MSP_BCLK
I2S_CODEC_TO_AP_MSP_DINI2S_AP_TO_CODEC_MSP_DOUT
I2S_AP_TO_CODEC_ASP_LRCLK
SPI_CODEC_TO_AP_MISO
SPI_AP_TO_CODEC_SCLKSPI_AP_TO_CODEC_CS_L
CODEC_TO_PMU_MIKEY_INT_L
I2S_AP_OWL_TO_CODEC_XSP_LRCLK
I2S_AP_OWL_TO_CODEC_XSP_BCLK
I2S_CODEC_TO_AP_ASP_DIN
CODEC_TO_AP_PMU_INT_L
I2S_AP_TO_CODEC_ASP_DOUT
I2S_AP_TO_CODEC_MCLK
I2S_AP_TO_CODEC_ASP_BCLK
PP1V8_SDRAM
PP_CODEC_TO_REARMIC2_BIAS
LOWERMIC4_BIAS_FILT_IN
AUDIO:CALTRA CODEC (2/2)
SYNC_MASTER=N71_SINGLE_BRD SYNC_DATE=05/29/2014
2
1 C3603
X5R-CERM
ROOM=CODEC0201
6.3V
2.2UF20%
21
XW3630SHORT-10L-0.1MM-SM
ROOM=CODECPLACE_NEAR=J3100.40:2mm
21
XW3620
PLACE_NEAR=J4700.1:2mmROOM=CODEC
SHORT-10L-0.1MM-SM
2
1 C3661
ROOM=CODEC
X5R-CERM0201
6.3V
2.2UF20%
2
1 C3660
ROOM=CODEC
X5R-CERM0201
6.3V
2.2UF20%
2
1 C3640
PLACE_NEAR=U3500.J2:2mmROOM=CODEC
X5R-CERM0201
6.3V
2.2UF20%
2
1 C3600
CERM-X5R
10UF
0402-9ROOM=CODEC
6.3V20%
2
1 C3601
ROOM=CODEC
0.1UF
01005X5R-CERM6.3V20%
2
1 C3602
ROOM=CODEC01005X5R-CERM
0.1UF6.3V20%
2
1 C36701.0UF
ROOM=CODEC
6.3VX5R0201-1
20%
21
C3653
ROOM=CODEC
X5R-CERM16.3V
4.7UF
402
20%
2
1 C3612
01005
0.1UF
ROOM=CODEC
X5R-CERM6.3V20%
2
1 C3611
ROOM=CODEC
0.1UF
01005X5R-CERM6.3V20%
2
1 C3654
ROOM=CODEC
X5R-CERM1402
4.7UF6.3V20%
2
1 C3665
01005X5R-CERM
ROOM=CODEC
0.1UF6.3V20%
2
1 C3610
ROOM=CODEC
10UF
CERM-X5R0402-9
6.3V20%
ROOM=CODEC
21
C36514.7UF
20%6.3V
402X5R-CERM1
21
C3652
20%6.3V
X5R-CERM1402
ROOM=CODEC
4.7UF
21
C3650
6.3V
ROOM=CODEC
X5R-CERM1402
4.7UF
20%
2
1 C3664
ROOM=CODEC0402-9CERM-X5R
10UF6.3V20%
21
XW3660SM
ROOM=CODEC
2
1C3663
ROOM=CODEC
4.7UF
402X5R-CERM16.3V20%
2
1 C3662
ROOM=CODEC402X5R-CERM1
4.7UF6.3V20%
21
XW3600SHORT-10L-0.1MM-SM
ROOM=CODEC
2
1R3650
1/32W5%
01005ROOM=CODEC
MF
1.00K
A10
A11
B11
C11
K8
K4
E7
E6
E5
D6
D5
B10
D11
M1
H4
G11
E9
E8
D9
D7
D10
C10
H3
A7
D8
B7
C7
B8
A8
C12
D3
C2
D2
D4
K9
J8
H9
H8
H7
H6
G9
G8
G7
G6
G5
G4
F10
F9
F8
F7
F6
F5
F4
E10
E4
E3
E2
B12
A12
A1
H5
J5
C9
C8
B6
B5
C6
C5
U3500
CS42L71
WLCSP-1
CRITICAL
ROOM=CODEC
H11
H10
M7
A5
E12
C1
G12
D12
J11
J1
J10
K5
J6
L5
K6
J7
L6
K7
M6
M11
F12
M2
M3
L7
L4
F11
E11
B1
A6
L11
J2
K12
M12
L12
H1
H2
U3500
CS42L71
WLCSP-1
ROOM=CODEC
CRITICAL
31
31
33 31 30 27 24 16 15 14 12 8
24
31
31
24
33 28 27 26 25 22 21 17 15 14
26 25 15
20 8
8
9 8
8
16
8
8
8
26 25 8
8
8
8
16
9 8
9 8
26 25 8
16 8
26 25 8
8
26 25 8
33 31 30 27 24 16 15 14 12 8
32
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
NC
NC
NC
NC
NC
NC
NC
NC
SYM 3 OF 3
DIGLDO_PDNGND
TSTO
TSTO
TSTO
RESET*
GND
MSP_LRCK/FSYNC
MCLK
XSP_SDIN/DAC2B_MUTE
XSP_SDOUT
GND
TSTI
TSTI
MOSI
GNDDIGLDO_PULLDN
MSP_SCLK
MSP_SDOUT
MSP_SDIN
ASP_LRCK/FSYNC
ASP_SDIN
ASP_SCLK
MISO
CCLK
CS*
WAKE*
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
TSTI
TSTI
TSTI
TSTI
TSTI
TSTO
TSTO
TSTI
TSTI
TSTO
TSTO
JTAG_TCK
JTAG_TDI
JTAG_TDO
TSTO
JTAG_TMS
XSP_LRCK/FSYNC
XSP_SCLK
ASP_SDOUT
INT*
SYM 2 OF 3
VP_MBUS
VPROG_CP
HS_BIAS_FILT
HS_BIAS_FILT_REF
MIC4_BIAS_FILT
MIC2_BIAS
MIC2_BIAS_FILT
MIC3_BIAS
MIC3_BIAS_FILT
MIC1_BIAS_FILT
MIC1_BIAS
GNDP
GNDA
FILT-
FILT+
FLYP
GNDCP
FLYN
LP_FILT+
-VCP_FILT
+VCP_FILT
FLYC
VCP
VD
VD
VL
VD_FILT
VD_FILT
VP
VA
MIC4_BIAS
GNDHS
GNDD
GNDD
GNDD
GNDD
NC
NC
NC
NC
APN: 338S1285
1M INT PD
1M INT PD
1M INT PD
1M INT PD
1M INT PD
SPEAKER AMPLIFIER
1M INT PD
25 OF 59
VOLTAGE=8.0V
VOLTAGE=8.0V
37 OF 49
A.0.0
051-1902
I2C1_AP_SDA
PP1V8_VA
SPEAKERAMP_FILT
SPEAKERAMP_IREF
PP_VCC_MAIN
I2S_CODEC_TO_AP_ASP_DIN
I2S_AP_TO_CODEC_ASP_DOUT
I2S_AP_TO_CODEC_ASP_LRCLK
I2S_AP_TO_CODEC_ASP_BCLK
I2S_AP_TO_SPEAKERAMP_MCLK
AP_TO_SPEAKERAMP_STAYIN_ALIVE
AP_TO_SPEAKERAMP_RESET_L
SPEAKERAMP_TO_AP_INT_L
I2C1_AP_SCL
PP_SPEAKERAMP_SW
SPEAKERAMP_ISENSE_R_NSPEAKERAMP_ISENSE_R_P
PP_SPKR_VBOOST
SPEAKER_TO_SPEAKERAMP_VSENSE_NSPEAKER_TO_SPEAKERAMP_VSENSE_P
SPEAKERAMP_LDO_FILT
SPEAKERAMP_OUT_POS
SPEAKERAMP_TO_SPEAKER_OUT_POS
SPEAKERAMP_TO_SPEAKER_OUT_NEG
SPEAKERAMP_ISENSE_PSPEAKERAMP_ISENSE_N
SYNC_MASTER=N/A
AUDIO:SPEAKER DRIVER
SYNC_DATE=N/A
2
1C373520%
6.3V
ROOM=SPKR_AMP
10UF
CERM-X5R0402-9
01005
10V10%
X7R-CERM
220PF1
2
ROOM=SPKR_AMP
C3760 C3763
ROOM=SPKR_AMP
2
1
220PF
X7R-CERM
10%10V
01005
10V10%
1000PF
X5R 2
1
01005ROOM=SPKR_AMP
C3700
10V10%1000PF
X5R2
1
01005ROOM=SPKR_AMP
C3702
2
1C3704
01005C0G-CERM
ROOM=SPKR_AMP
10V5%
220PF
2
1 C3705
01005
10VC0G-CERM
220PF5%
ROOM=SPKR_AMP
2
1 C3746
01005ROOM=SPKR_AMP
16V
100PF5%
NP0-C0G
2
1
SHORT-10L-0.1MM-SM
PLACE_NEAR=R3703.1:2mm
XW3702ROOM=SPKR_AMP
210.100
0402
1/4W1%
MF
R3703
ROOM=SPKR_AMP
2
1
XW3701ROOM=SPKR_AMP
PLACE_NEAR=R3703.2:2mm
SHORT-10L-0.1MM-SM
2
1R3735
01005
44.2K
ROOM=SPKR_AMP
1/32W1%
MF 2
1R3702
ROOM=SPKR_AMP
39.21%
MF1/32W
01005 2
1R3701
01005
ROOM=SPKR_AMP
MF1/32W1%39.2
21
C3701
20%
0.1UF
01005
6.3VX5R-CERM
ROOM=SPKR_AMP
2
1 C374020%6.3V
ROOM=SPKR_AMP0402
4.7UF
CER-X5R
E2
E3
A5
A4
D1
C1
B1
A1
F5
B2
A2
E5
F7
D5
E6
D6
A6
D2
C2
E7
F6
C5
E1
F1
B7
A7
D4
D3
C4
C3
B4
B3
A3
F4
F3
E4
C6
B6
B5
F2
D7
C7
U3700CS35L21-XWZR
CRITICAL
WLCSP
ROOM=SPKR_AMP
2
1 C374320%
ROOM=SPKR_AMP0402-8X5R-CERM
10UF10V
2
1 C374420%
X5R-CERM10V
ROOM=SPKR_AMP0402-8
10UF
2
1 C374220%
ROOM=SPKR_AMP
10UF10V
0402-8X5R-CERM
21
L3700
PIQA20161T-SM
CRITICAL
ROOM=SPKR_AMP
1.2UH-20%-3.0A-0.080OHM
26 24 8
8
26 24 8
26 24 8
26 24 8
33 30 26 17 8
33 30 26 17 8
2
1C379520%6.3V
10UF
ROOM=SPKR_AMP0402-9
CERM-X5R 2
1C373220%
6.3VCERM-X5R
ROOM=SPKR_AMP0402-9
10UF
2
1 C372920%6.3V
ROOM=SPKR_AMP
X5R-CERM0201
2.2UF
2
1 C373020%6.3V
ROOM=SPKR_AMP
X5R-CERM0201
2.2UF
2
1C373720%6.3V
ROOM=SPKR_AMP
X5R-CERM0201
2.2UF
31
31
8
8
8
2
1R3729
01005
100K
MF
5%1/32W
ROOM=SPKR_AMP
2
1 C374120%
ROOM=SPKR_AMP
10UF
0402-8X5R-CERM10V
2
1 C370920%0.1UF
01005
6.3VX5R-CERM
ROOM=SPKR_AMP
2
1 C37450.1UF
ROOM=SPKR_AMP
16VX5R-CERM
10%
0201
26 24 15 33 28 27 26 24 22 21 17 15 14
31
31
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
VER1
SDOUT
SDIN
LRCK/FSYNC
SCLK
MCLK
ALIVE
RESET*
INT*
GNDP
LDO_FILT
VSENSE-
VSENSE+
ISENSE-
ISENSE+
OUT-
OUT+
IREF+
GNDA
SW
VBST
ADO
VA
SDA
VP
SCL
FILT+
IN
IN
IN
IN
OUT
IN
BI
IN
IN
IN
IN
OUT
NOTE:FERRITES SHORTED OUT BY XW-LINKS BETWEEN PADS
APN: 338S1285
ARC DRIVER
1M INT PD
1M INT PD
1M INT PD
1M INT PD
1M INT PD
1M INT PD
CUT LINK BEFORE POPULATING FERRITES
26 OF 59
VOLTAGE=8.0V
VOLTAGE=8.0V
38 OF 49
A.0.0
051-1902
PP1V8_VA
AP_TO_ARC_STAYIN_ALIVE
ARC_ISENSE_R_P
PP_ARC_SW
I2C1_AP_SCL
I2C1_AP_SDA
ARC_TO_AP_INT_L
I2S_AP_TO_ARC_MCLK
I2S_AP_TO_CODEC_ASP_BCLK
I2S_AP_TO_CODEC_ASP_LRCLK
I2S_AP_TO_CODEC_ASP_DOUT
I2S_CODEC_TO_AP_ASP_DIN
ARC_DRIVER_OUT_POS
SOLENOID_TO_ARC_DRIVER_VSENSE_N
ARC_IREF
SOLENOID_TO_ARC_DRIVER_VSENSE_P
ARC_DRIVER_LDO_FILT
ARC_ISENSE_R_N
SOLENOID_TO_ARC_DRIVER_VSENSE_R_N
ARC_ISENSE_PARC_ISENSE_N
ARC_DRIVER_TO_SOLENOID_OUT_POS
SOLENOID_TO_ARC_DRIVER_VSENSE_R_P
ARC_DRIVER_OUT_FILT_POS
ARC_DRIVER_TO_SOLENOID_OUT_NEG
PP1V8_VA
AP_TO_ARC_RESET_L
ARC_DRIVER_OUT_FILT_NEG
ARC_DRIVER_FILT
PP_ARC_VBOOST
PP_VCC_MAIN
AUDIO:ARC DRIVER
2
1C3804NOSTUFF
ROOM=ARC
10V5%
220PF
C0G-CERM01005
2
1 C3805
ROOM=ARC
10V5%220PF
C0G-CERM01005
NOSTUFF
31
31 21
R3811
1/32W0%
01005MF
0.00
ROOM=ARC
21
R3810
ROOM=ARC
1/32W0%
01005MF
0.00
2
1 C3811
X7R-CERM
ROOM=ARC
10V
220PF
NOSTUFF
01005
10%
2
1 C3810
10VX7R-CERM
220PF10%
ROOM=ARC
NOSTUFF
01005
21
XW3811ROOM=ARC
SHORT-10L-0.1MM-SM
21
XW3810SHORT-10L-0.1MM-SM
ROOM=ARC
21
FL3804
NOSTUFF
120OHM-25%-1.8A-0.06DCR
ROOM=ARC
0402
21
FL3803120OHM-25%-1.8A-0.06DCR
ROOM=ARC
NOSTUFF0402
2
1C3800
01005X5R
ROOM=ARC
10V
1000PF10%
NP0-C0G
100PFC3846
2
1
01005
5%16V
ROOM=ARC
ROOM=ARCSHORT-10L-0.1MM-SMXW38012
1 PLACE_NEAR=R3803.2:2mm
2
1
XW3802
PLACE_NEAR=R3803.1:2mm
SHORT-10L-0.1MM-SMROOM=ARC
C1
E2
E3
A5
A4
D1
B1
A1
F5
B2
A2
E5
F7
D5
E6
D6
A6
D2
C2
E7
F6
C5
E1
F1
B7
A7
D4
D3
C4
C3
B4
B3
A3
F4
F3
E4
C6
B6
B5
F2
D7
C7
U3800
CRITICAL
ROOM=ARC
WLCSPCS35L21-XWZR
8
010052
1R38295%1/32WMF
ROOM=ARC
100K
21
L3800
ROOM=ARCPIQA20161T-SM
1.2UH-20%-3.0A-0.080OHM
CRITICAL
33 30 25 17 8
25 24 8
25 24 8
25 24 8
25 24 8
8
8
8
33 30 25 17 8
2
1 C3802
X5R10V
01005
10%
ROOM=ARC
1000PF
2
1 C380320%10UF
0402-8X5R-CERM10V
ROOM=ARC
C384820%
0603-1ROOM=ARC
2
1
10V
22UF
X5R-CERM 2
1 C3842
X5R-CERM16V
0.1UF
ROOM=ARC
10%
0201
2
1C383720%
2.2UF6.3V
0201X5R-CERM
ROOM=ARC
2
1C3860
X5R01005
ROOM=ARC
10%10V
1000PF
2
1R3835
MF
44.2K
ROOM=ARC01005
1%1/32W
2
1 C380920%6.3V
01005ROOM=ARC
X5R-CERM
0.1UF
2
1 C383020%2.2UF6.3V
0201X5R-CERM
ROOM=ARC
2
1R3802
ROOM=ARC
1/32W
01005
1%39.2
MF
R380321
ROOM=ARC
0.100
1/4WMF
1%
0402
2
1R380139.2
01005ROOM=ARC
1/32WMF
1%
21
C38010.1UF
X5R-CERM
20%6.3V
ROOM=ARC01005
2
1 C3829
6.3VX5R-CERM
ROOM=ARC
20%2.2UF
0201
2
1 C3840
X5R-CERM1
20%6.3V
402
4.7UF
ROOM=ARC
C3835
ROOM=ARC
2
1
0402-9
20%6.3V
10UF
CERM-X5R
C3832
ROOM=ARC
2
1
0402-9
20%6.3V
10UF
CERM-X5R
ROOM=ARC
C3895
2
1
0402-9
20%6.3V
10UF
CERM-X5R
2
1 C3863
X5R01005ROOM=ARC
10V
1000PF10%
26 25 24 15
31
31
26 25 24 15 33 28 27 25 24 22 21 17 15 14
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
IN
IN
VER1
SDOUT
SDIN
LRCK/FSYNC
SCLK
MCLK
ALIVE
RESET*
INT*
GNDP
LDO_FILT
VSENSE-
VSENSE+
ISENSE-
ISENSE+
OUT-
OUT+
IREF+
GNDA
SW
VBST
ADO
VA
SDA
VP
SCL
FILT+
IN
BI
OUT
IN
IN
IN
IN
IN
OUT
IN
LED BACKLIGHT DRIVERAPN:353S00407
CHESTNUT DISPLAY PMU
NO INT PULL
200K INT PD
NO INT PULL
FAILURES CAUSED BY AVVDN
C4001 ADDED FOR ONZ
APN:338S1172
DISPLAY & TOUCH - POWER SUPPLIES
MOJAVE MESA BOOSTAPN:353S00671
27 OF 59
VOLTAGE=-6.0V
VOLTAGE=6.0V
VOLTAGE=5.7V
VOLTAGE=5.7V
VOLTAGE=6.0V
VOLTAGE=-5.7V
VOLTAGE=5.1V
VOLTAGE=6.3V
VOLTAGE=25V
VOLTAGE=25V
VOLTAGE=16.5V
VOLTAGE=17.0V
VOLTAGE=18.0V
VOLTAGE=35V
40 OF 49
A.0.0
051-1902
PN_CHESTNUT_CN
PP_CHESTNUT_CP
PP5V7_MESON_AVDDH
PP5V7_LCM_AVDDH
PP6V0_LCM_BOOST
PN5V7_LCM_MESON_AVDDN
PP5V1_TOUCH_VDDH
PP_VCC_MAIN
PP_CHESTNUT_SW
I2C0_AP_SCL
I2C0_AP_SDA
LCM_TO_CHESTNUT_PWR_EN
PMU_TO_OWL_ACTIVE_READY
CHESTNUT_TO_PMU_ADCMUX
PP_BL_SW2
PP3V0_TRISTAR
PP_LCM_BL_CAT1
DWI_PMGR_TO_PMU_BACKLIGHT_MOSI
PP_LCM_BL_CAT2
DWI_PMGR_TO_BACKLIGHT_SCLK
PP1V8_SDRAM
PP_VCC_MAIN
AP_TO_MUON_BL_STROBE_EN
PP_BL_SW1
BB_TO_LED_DRIVER_GSM_BURST_IND
I2C0_AP_SDA
I2C0_AP_SCL_MUONI2C0_AP_SCL
PP16V5_MESA
MESA_TO_BOOST_EN
PP17V0_MOJAVE_LDOIN
MOJAVE_EN_M
PP18V0_MESA_SWPP_VCC_MAIN
PP_LCM_BL_ANODE
SYNC_DATE=N/A
DISPLAY:POWER
SYNC_MASTER=N/A
2
1 C400210UF20%
0402-8X5R-CERM10V
ROOM=CHESTNUT
ROOM=MOJAVE
CRITICAL
U4040
BGA
C1
C3
A3
C2
B2
B1
A2
A1
B3
LM3638A0
1.00K
1/32WMF
1%
1 2
01005
R4021
ROOM=BACKLIGHT
01005-1
1
2
ROOM=BACKLIGHT
X7R
10%10V
150PFC4025
CERM
12PF5%
01005ROOM=BACKLIGHT
2
1
16V
C4026NOSTUFF
ROOM=BACKLIGHT
C4024
2
1
01005CERM16V5%
12PF
CERM-X5R
10UF6.3V20%
0402-9
1
2
C4040
ROOM=MOJAVE
2
1
ROOM=BACKLIGHT
X5R-CERM
10UF
0603
20%35V
C4023C4022
35V5%
1
2 NP0-C0G01005
ROOM=BACKLIGHT
100PF
DSN2
ROOM=BACKLIGHTNSR05F30NXT5G
A K
D4021CRITICAL
CRITICAL
SOD-923-1
KA
NSR0530P2T5G
ROOM=BACKLIGHT
D4020
PIQA20161T-SM
1 2
ROOM=BACKLIGHT
1.0UH-20%-3.6A-0.060OHML4021
CRITICALOMIT_TABLE
15UH-20%-0.72A-0.9OHM
PITA32251T-SM
L4020
1 2
ROOM=BACKLIGHT
CRITICAL
2
1
CERM-X5R
20%10UF6.3V
0402-9ROOM=BACKLIGHT
C4021
CRITICAL
DSBGA
LM3539A0YFFR
ROOM=BACKLIGHT
U4020
B3
B4
D4
D2
C1
B1
A1
C3
B2
C2
C4
A3
A4
D1
D3
A2
1/32W1%
MF01005 2
200K
1R4020
ROOM=BACKLIGHT
2
1C4020
6.3V
10UF
0402-9
20%
CERM-X5R
ROOM=BACKLIGHT
9
16 9
33 27 16 8
33 27 16 8
7
33 22
2
1 C4001
0402-8
10V20%10UF
ROOM=CHESTNUT
X5R-CERM
C4041
ROOM=MOJAVE
2
1
2.2UF
0402
35VX5R-CERM
20%
2
1 C4043
0402
2.2UF20%35VX5R-CERM
ROOM=MOJAVE
28 3
33 31 30 19 15
0.0021
R4041
0%
ROOM=MOJAVE01005MF
1/32W
ROOM=MOJAVE
NOSTUFF
21
R4040
0%1/32W
01005
0.00
MF
2
1
L4000
PIXB2016FE-SM1.0UH-20%-2.25A-0.15OHM
ROOM=CHESTNUT
CRITICAL
1.0UH-20%-0.4A-0.636OHM
21
L4040CRITICAL
ROOM=MOJAVE0403
2
1 C4003
ROOM=CHESTNUT
16V20%1UF
0201CER-X5R
33 27 16 8
33 27 16 8
16
29 16
30 16 9 5
2
1 C4042
ROOM=MOJAVE
35V
01005
5%
NP0-C0G
100PF
2
1 C4007
0402-8
10UF10V20%
X5R-CERM
ROOM=CHESTNUT
2
1 C4004
X5R-CERM
ROOM=CHESTNUT
10V20%
0402-8
10UF
2
1 C400510UF10V20%
X5R-CERM
ROOM=CHESTNUT0402-8
2
1 C400610UF20%10VX5R-CERM0402-8ROOM=CHESTNUT
2
1C4000
0402-9CERM-X5R
6.3V20%
10UF
ROOM=CHESTNUT
2
1 C4008
10V
0402-8X5R-CERM
20%10UF
ROOM=CHESTNUT
D3
E2
E3
D1
A2
B2
D2
C2
D4
B1
B3
C3
A1
A3
A4
B4
E4
C4
C1
E1
U4000
ROOM=CHESTNUT
TPS65730A0PYFFBGA
CRITICAL
29
29
29
29
33 28 27 26 25 24 22 21 17 15 14
29
29
33 31 30 24 16 15 14 12 8
33 28 27 26 25 24 22 21 17 15 14 28 3
33 28 27 26 25 24 22 21 17 15 14
29
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
PMID
VOUT
EN_S
LDOIN
EN_M
SW
VIN
PGND
AGND
SDI
VIO/HWEN
SCK
SDA
TRIG
SW2_1
SW2_2
SCL
SW1
IN OUT
LED1
LED2
INHIBIT
GND
GND
IN
IN
BI
IN
IN
IN
IN
IN
IN
BI
OUT
IN
IN
HVLDO3
HVLDO2
HVLDO1
VNEG(SUB)
VNEG
AGND
PGND2
PGND1
CPUMP
LCMBST
CF1
CF2
ADCMUX
RESET*
LCM_EN
SDA
SCL
SYNC
SW
VIN
BROUGHT TO PROBE POINT FOR ORB HW DEBUG
NOTE:PIN8 (MAMBA HARDWARE INTERRUPT) NOT ROUTED TO CUMULUS
MAMBA DIGITAL I/O
IN ORDER TO MEET CAP ESR REQUIREMENT PER LDO SPEC.
MAMBA POWER
MESA DIGITAL I/O
516S00057 (PLUG)
THIS ONE ON MLB --->
NOTE:TOUCH I2C PULL-UPS TO PP1V8_TOUCH INSIDE KEPLER
ADDING R4130, R4131 AS OPTION FOR TWEAKING VALUES.
MESA POWER
MAMBA & MESA CONNECTOR516S00056 (RCPT)
MAMBA & MESA (M&M) FLEX
NOTE: OUTPUT IMPDEANCE MUST BE >0.01-OHM
28 OF 59
VOLTAGE=16.5V
VOLTAGE=1.8V
CKPLUS_WAIVE=I2C_PULLUP
CKPLUS_WAIVE=I2C_PULLUP
VOLTAGE=3.0V
VOLTAGE=2.75V
VOLTAGE=1.8V
VOLTAGE=2.75V
41 OF 49
A.0.0
051-1902
BUTTON_MENU_KEY_L
SPI_MESA_TO_AP_MISO_CONN
MESA_TO_BOOST_EN
BUTTON_MENU_KEY_CONN_L
MESA_TO_AP_INT_CONN
MESA_TO_BOOST_EN_CONN
LCM_TO_MAMBA_MSYNC_MAMBA_CONN
AP_TO_TOUCH_RESET_CONN_L
PP16V5_MESA_CONN
PP1V8_MESA_CONN
BUTTON_MENU_KEY_CONN_L
SPI_AP_TO_MESA_SCLK
SPI_MESA_TO_AP_MISO
PP1V8_MESA
PP16V5_MESA
SPI_AP_TO_MESA_MOSI_CONN
PP3V0_MESA_CONN
MESA_TO_AP_INT_CONNSPI_AP_TO_MESA_SCLK_CONNMESA_TO_BOOST_EN_CONN
PP16V5_MESA_CONN
MESA_TO_AP_INT
PP1V8_MESA_CONN
PP3V0_MESA
MAMBA_TO_LCM_MDRIVE_MAMBA_CONN
LCM_TO_MAMBA_MSYNC_LCM_CONN
PP1V8_TOUCH
I2C_TOUCH_TO_MAMBA_PROX_SCL
I2C_TOUCH_BI_MAMBA_PROX_SDA
AP_TO_TOUCH_RESET_L
SPI_AP_TO_MESA_MOSI
MAMBA_TO_LCM_MDRIVE_LCM_CONN
PP3V0_MESA_CONN
SPI_AP_TO_MESA_SCLK_CONN
SPI_AP_TO_MESA_MOSI_CONN
PP2V75_MAMBA_CONN
I2C_TOUCH_BI_MAMBA_PROX_SDA
AP_TO_TOUCH_RESET_CONN_LLCM_TO_MAMBA_MSYNC_MAMBA_CONNMAMBA_TO_LCM_MDRIVE_MAMBA_CONN
PP1V8_TOUCH_TO_MAMBA_CONN
I2C_TOUCH_TO_MAMBA_PROX_SCLSPI_MESA_TO_AP_MISO_CONN
PP2V75_MAMBA_CONN
PP1V8_TOUCH_TO_MAMBA_CONNPP1V8_TOUCH
PP_VCC_MAIN
MAMBA_EXT_LDO_EN
PP2V75_MAMBA_lDO
TP_MAMBA_HINT_L
TOUCH:ORB & MESA B2B
SYNC_MASTER=N/A SYNC_DATE=N/A
P3MM-NSM
1SM
ROOM=MAMBA_MESA
PP4100
14
52
3
U4100
ROOM=MAMBA_MESA
LP5907SNX-2.75X2SON
2
1C412720%
2.2UF6.3V
X5R-CERM0201
ROOM=MAMBA_MESA
2
1 C4128
ROOM=MAMBA_MESA
2.2UF20%6.3V
0201X5R-CERM
2
1C4118
ROOM=MAMBA_MESA
10%0.01UF
6.3VX5R
01005
21
R4117
MF1/32W
100
5%
ROOM=MAMBA_MESA
DEFAULT_RESISTOR_100.000000OHM_2_1
01005
2
1R4131
ROOM=MAMBA_MESA
NOSTUFF
2.0K1%
1/32WMF
010052
1R4130
ROOM=MAMBA_MESA
MF1/32W
1%2.0K
NOSTUFF
01005
2
1 C4107
35V
ROOM=MAMBA_MESA
100PF
NP0-C0G
5%
01005
2
1 C4134
ROOM=MAMBA_MESA
100PF16VNP0-C0G
5%
01005
2
1 C4125
01005
5%
NP0-C0G
ROOM=MAMBA_MESA
100PF16V
2
1 C4120
01005
5%
NP0-C0G
ROOM=MAMBA_MESA
100PF16V
2
1 C4117100PF16V5%
NP0-C0G
ROOM=MAMBA_MESA01005
2
1 C4116
16V
100PF5%
NP0-C0G
ROOM=MAMBA_MESA01005
2
1 C4115
16V
100PF
ROOM=MAMBA_MESA
NP0-C0G
5%
01005
2
1 C4105
16V
100PF
ROOM=MAMBA_MESA
NP0-C0G
5%
01005
21
R4116681
MF1/32W1%
ROOM=MAMBA_MESA01005
21
R4115
1/32W1%
681
MF
ROOM=MAMBA_MESA01005
28
27
2625
2423
2221
2019
1817
1615
1413
1211
109
87
65
43
21
J4100
F-ST-SM
BB35CRA223A
CRITICALROOM=MAMBA_MESA
21
FL4120
01005
70-OHM-25%-0.28A
ROOM=MAMBA_MESA
21
FL410770-OHM-25%-0.28A
ROOM=MAMBA_MESA
01005
21
FL4105
ROOM=MAMBA_MESA
70-OHM-25%-0.28A
01005
21
FL410070-OHM-25%-0.28A
ROOM=MAMBA_MESA
01005
21
FL4134
ROOM=MAMBA_MESA
120-OHM-210MA
01005
21
FL4131
ROOM=MAMBA_MESA
120-OHM-210MA
01005
21
FL4130
ROOM=MAMBA_MESA01005
120-OHM-210MA
2
1 C412420%6.3V
ROOM=MAMBA_MESA
2.2UF
0201X5R-CERM
2
1 C41062.2UF
0201X5R-CERM
ROOM=MAMBA_MESA
6.3V20%
29 28 20
29 28 20
2
1 C4131
ROOM=MAMBA_MESA
16VNP0-C0G
56PF5%
01005
29
8
29 28 20
29 28 20
29
27 3
2
1 C412620%6.3VX5R-CERM
2.2UF
0201ROOM=MAMBA_MESA
21
R4125
01005
0.00
MF
0%
ROOM=MAMBA_MESA
1/32W
2
1 C412320%6.3V
2.2UF
0201X5R-CERM
ROOM=MAMBA_MESA
2
1 C412220%6.3V
2.2UF
0201X5R-CERM
ROOM=MAMBA_MESA
2
1 C412120%6.3V
2.2UF
0201X5R-CERM
ROOM=MAMBA_MESA
2
1 C4110
16VNP0-C0G
56PF5%
ROOM=MAMBA_MESA01005
2
1 C4111
ROOM=MAMBA_MESA
16VNP0-C0G
56PF5%
01005
2
1 C4112
16VNP0-C0G
56PF5%
ROOM=MAMBA_MESA01005
21
FL4112
ROOM=MAMBA_MESA
120-OHM-210MA
01005
21
R41110.00
0%1/32WMF
ROOM=MAMBA_MESA01005
21
FL4110
ROOM=MAMBA_MESA
120-OHM-210MA
01005
8
8
8
33 16 9 8
8
2
1 C41042.2UF
0201X5R-CERM
ROOM=MAMBA_MESA
6.3V20%
2
1 C41032.2UF
0201X5R-CERM
ROOM=MAMBA_MESA
6.3V20%
2
1 C41022.2UF
0201X5R-CERM
ROOM=MAMBA_MESA
6.3V20%
2
1 C4101
ROOM=MAMBA_MESA
6.3VX5R-CERM01005
0.1UF20%
2
1 C4100
16V
100PF
ROOM=MAMBA_MESA
NP0-C0G
5%
01005
2
1C4130
ROOM=MAMBA_MESA
16V
56PF5%
NP0-C0G01005
2
1 C4132
ROOM=MAMBA_MESA
16VNP0-C0G
56PF5%
01005
2
1 C4133
ROOM=MAMBA_MESA
16VNP0-C0G
56PF5%
01005
28
28
28
28
28
29 28
28
28
28
15
27 3
28
28
28
28
28
28
28
15
28
29 28 20 14
28
28
28
28
29 28
28
28
28
28
28
28 29 28 20 14
33 27 26 25 24 22 21 17 15 14
8
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
PP
VIN
EN
EPADGND
VOUT
BI
IN
IN
IN
BI
IN
OUT
OUT
IN
OUT
IN
OUT
OUT
OWL TO TOUCH INTERFACE
DISPLAY EEPROM I2C
DISPLAY & TOUCH FLEX
BACKLIGHT
516S00038 (RCPT)THIS ONE ON MLB --->
516S00037 (PLUG)
DISPLAY POWER
DISPLAY CONNECTOR
AP TO TOUCH INTERFACE
PROX TO TOUCH INTERFACE
DISPLAY CONTROL SIGNALS
DISPLAY MIPI
29 OF 59
VOLTAGE=-5.7V
VOLTAGE=5.7V
VOLTAGE=5.7V
VOLTAGE=25V
VOLTAGE=25V
VOLTAGE=1.8V
VOLTAGE=5.1V
VOLTAGE=25V
VOLTAGE=1.8V
42 OF 49
A.0.0
051-1902
AP_TO_TOUCH_CLK32K_RESET_CONN_L
TOUCH_TO_AP_INT_L_CONN
TOUCH_TO_PROX_RX_EN_LCM_CONN
AP_TO_LCM_RESET_CONN_L
PN5V7_LCM_MESON_AVDDN_CONN
LCM_TO_CHESTNUT_PWR_EN
MIPI_AP_TO_LCM_CLK_CONN_P
PP5V1_TOUCH_VDDH_CONN
PP1V8_TOUCH_CONN
AP_TO_LCM_RESET_CONN_L
TOUCH_TO_OWL_ACCEL_DATA_REQUEST_CONN
UART_OWL_TO_TOUCH_TXD_CONN
PP_LCM_BL_CAT1_CONN
PP5V7_MESON_AVDDH_CONN
PP5V7_LCM_AVDDH PP5V7_LCM_AVDDH_CONN
TOUCH_TO_AP_INT_L
SPI_TOUCH_TO_AP_MISO
SPI_AP_TO_TOUCH_SCLK
SPI_AP_TO_TOUCH_CS_L
I2C_TOUCH_TO_MAMBA_PROX_SCL
TOUCH_TO_PROX_TX_EN_CONN_L
SPI_AP_TO_TOUCH_SCLK_CONN
MIPI_AP_TO_LCM_DATA1_CONN_P
SPI_TOUCH_TO_AP_MISO_CONN
NC_KEPLER_PHOTON_PIFA_CONN
PP_LCM_BL_ANODE_CONN
TOUCH_TO_PROX_RX_EN_LCM_CONNSPI_AP_TO_TOUCH_SCLK_CONN
UART_OWL_TO_TOUCH_TXD_CONN
TOUCH_TO_OWL_ACCEL_DATA_REQUEST_CONN
SPI_AP_TO_TOUCH_CS_CONN_L
NC_KEPLER_MESON_TEST_MUX0_CONN
PROX_TO_TOUCH_RX_LCM_CONN
MIPI_AP_TO_LCM_DATA1_CONN_N
TOUCH_TO_PROX_RX_EN_FCAM_CONN
PP5V7_LCM_AVDDH_CONN
MIPI_AP_TO_LCM_DATA0_CONN_P
PP_LCM_BL_CAT2_CONNNC_KEPLER_MESON_TEST_MUX2_CONN
TOUCH_TO_OWL_ACCEL_DATA_REQUEST
PP5V7_MESON_AVDDH_CONN
PN5V7_LCM_MESON_AVDDN_CONN
MAMBA_TO_LCM_MDRIVE_LCM_CONN
PP1V8_LCM_CONN
PMU_TO_LCM_PANICB_CONN
LCM_TO_OWL_BSYNC_CONN
LCM_TO_MAMBA_MSYNC_LCM_CONN
PP1V8_TOUCH
AP_TO_TOUCH_CLK32K_RESET_CONN_L
LCM_TO_CHESTNUT_PWR_EN_CONN
I2C_TOUCH_BI_MAMBA_PROX_SDA
MIPI_AP_TO_LCM_CLK_CONN_N
AP_TO_TOUCH_CLK32K_RESET_L
SPI_TOUCH_TO_AP_MISO_CONN
SPI_AP_TO_TOUCH_MOSI_CONN
TOUCH_TO_PROX_TX_EN_BUFF
MIPI_AP_TO_LCM_DATA0_CONN_NSPI_AP_TO_TOUCH_MOSI_CONN
I2C2_AP_SCL
TOUCH_TO_AP_INT_L_CONN
SPI_AP_TO_TOUCH_CS_CONN_L
UART_OWL_TO_TOUCH_TXD
I2C2_AP_SDA
MIPI_AP_TO_LCM_CLK_CONN_P
MIPI_AP_TO_LCM_DATA0_CONN_P
MIPI_AP_TO_LCM_DATA0_CONN_NMIPI_AP_TO_LCM_DATA0_N
MIPI_AP_TO_LCM_DATA0_P
MIPI_AP_TO_LCM_DATA1_CONN_P
MIPI_AP_TO_LCM_DATA1_CONN_NMIPI_AP_TO_LCM_DATA1_N
MIPI_AP_TO_LCM_DATA1_P
TOUCH_TO_PROX_TX_EN_CONN_L
MIPI_AP_TO_LCM_CLK_CONN_N
MIPI_AP_TO_LCM_CLK_P
MIPI_AP_TO_LCM_CLK_N
PP_LCM_BL_ANODE
PP_LCM_BL_CAT1 PP_LCM_BL_CAT1_CONN
PP_LCM_BL_CAT2 PP_LCM_BL_CAT2_CONN
PP1V8_TOUCH
AP_TO_TOUCH_RESET_CONN_L
I2C2_AP_SDA
I2C2_AP_SCL
PP1V8 PP1V8_LCM_CONN
SPI_AP_TO_TOUCH_MOSI
PP5V7_MESON_AVDDH
PN5V7_LCM_MESON_AVDDN
PP5V1_TOUCH_VDDH_CONN
PP_LCM_BL_ANODE_CONN
PP5V1_TOUCH_VDDH
PP1V8_TOUCH_CONN
LCM_TO_CHESTNUT_PWR_EN_CONN
LCM_TO_OWL_BSYNC_CONN
AP_TO_LCM_RESET_L
LCM_TO_OWL_BSYNC
PMU_TO_LCM_PANICB PMU_TO_LCM_PANICB_CONN
DISPLAY:KEPLER B2B
SYNC_DATE=N/ASYNC_MASTER=N/A
21
R4222
ROOM=KEPLER_B2B5%
1/32W
01005MF
10
2
1 C4255
ROOM=KEPLER_B2B
5%100PF
NP0-C0G16V
01005
2
1 C4254
ROOM=KEPLER_B2B
5%100PF
NP0-C0G16V
01005
2
1 C4241
01005
16VNP0-C0G
100PF5%
ROOM=KEPLER_B2B
2
1 C4222
01005
16VNP0-C0G
100PF5%
ROOM=KEPLER_B2B
2
1 C4221
ROOM=KEPLER_B2B
5%100PF
NP0-C0G16V
01005
2 1
FL420770-OHM-25%-0.28A
01005ROOM=KEPLER_B2B
2 1
FL4210240OHM-350MA
ROOM=KEPLER_B2B
0201
2 1
FL4209240OHM-350MA
0201
ROOM=KEPLER_B2B
2 1
FL4208240OHM-350MA
0201
ROOM=KEPLER_B2B
2 1
FL4200
ROOM=KEPLER_B2B
0201
240OHM-350MA
2 1
FL4205
ROOM=KEPLER_B2B
0201
240OHM-350MA
21
FL4213
ROOM=KEPLER_B2B
0201
240OHM-350MA
21
FL4212
ROOM=KEPLER_B2B
0201
240OHM-350MA
21
FL4211240OHM-350MA
0201
ROOM=KEPLER_B2B
2
1C42515%
01005NP0-C0G
16V
56PF
ROOM=KEPLER_B2B
4
3 2
1
L4202CRITICAL
65-OHM-0.1A-0.7-2GHZ
ROOM=KEPLER_B2B
TAM0605
4
3 2
1
L420165-OHM-0.1A-0.7-2GHZ
ROOM=KEPLER_B2B
TAM0605
CRITICAL
4
3 2
1
L420065-OHM-0.1A-0.7-2GHZ
TAM0605
ROOM=KEPLER_B2B
CRITICAL
2
1 C420520%6.3V
0201X5R-CERM
ROOM=KEPLER_B2B
2.2UF
2
1C424020%
X5R6.3V
0.22UF
01005-1
28
28
28 20
28 20
20
28
4847
4645
4443
4241
4039
3837
3635
3433
3231
3029
2827
2625
2423
2221
2019
1817
1615
1413
1211
109
87
65
43
21
J4200
F-ST-SMBM28P0.6-44DS-0.35V
ROOM=KEPLER_B2B
CRITICAL
21
FL4241
01005ROOM=KEPLER_B2B
120-OHM-210MA
20
2
1C421520%
2.2UF6.3V
0201X5R-CERM
ROOM=KEPLER_B2B
2
1 C42135%100PF
01005NP0-C0G35V
ROOM=KEPLER_B2B
2
1 C42125%
01005NP0-C0G
ROOM=KEPLER_B2B
35V
100PF
8 2 1
FL4255
01005ROOM=KEPLER_B2B
120-OHM-210MA
27 16
16 8
2 1
FL4250
01005ROOM=KEPLER_B2B
120-OHM-210MA
2
1 C42505%16V
56PF
ROOM=KEPLER_B2B
NP0-C0G01005
8
8
2 1
FL4254
01005ROOM=KEPLER_B2B
120-OHM-210MA
2 1
FL4253
01005ROOM=KEPLER_B2B
120-OHM-210MA
2
1 C42535%
01005NP0-C0G
ROOM=KEPLER_B2B
56PF16V
2
1 C42525%
01005NP0-C0G
ROOM=KEPLER_B2B
56PF16V
8
8
2 1
FL4252
01005ROOM=KEPLER_B2B
120-OHM-210MA
2 1
FL4251
01005ROOM=KEPLER_B2B
120-OHM-210MA
9 2 1
FL4231
01005ROOM=KEPLER_B2B
120-OHM-210MA
2
1C42315%
01005NP0-C0G
56PF
ROOM=KEPLER_B2B
16V
9 2 1
FL4232
01005ROOM=KEPLER_B2B
120-OHM-210MA
2
1 C42325%
01005NP0-C0G16V
56PF
ROOM=KEPLER_B2B
20
2
1R42405%
01005ROOM=KEPLER_B2B
100K
1/32WMF
4
51
3
2
U4240
CRITICAL
SOT1226
ROOM=KEPLER_B2B
74AUP1G04GX
2
1 C42105%
01005NP0-C0G
ROOM=KEPLER_B2B
16V
100PF
2
1 C4209
01005
16V
ROOM=KEPLER_B2B
NP0-C0G
100PF5%
2
1 C42085%
01005
16VNP0-C0G
100PF
ROOM=KEPLER_B2B
2
1 C420320%2.2UF6.3V
0201X5R-CERM
ROOM=KEPLER_B2B
2
1C420220%
2.2UF6.3V
0201X5R-CERM
ROOM=KEPLER_B2B
2
1C420120%
2.2UF6.3V
0201X5R-CERM
ROOM=KEPLER_B2B
2
1C420020%
2.2UF6.3V
0201X5R-CERM
ROOM=KEPLER_B2B
33 9 8
8
7
7
7
7
7
7
2
1 C42045%
100PF
01005NP0-C0G
ROOM=KEPLER_B2B
16V
2
1 C42075%
100PF
01005NP0-C0G
ROOM=KEPLER_B2B
16V
2
1 C42065%
100PF
01005NP0-C0G
16V
ROOM=KEPLER_B2B
2
1 C42115%100PF
01005NP0-C0G
ROOM=KEPLER_B2B
35V
2 1
FL4230
01005ROOM=KEPLER_B2B
120-OHM-210MA
2
1 C42305%
01005NP0-C0G
56PF16V
ROOM=KEPLER_B2B
2
1R4220100K
1%
ROOM=KEPLER_B2B01005
1/32WMF
2 1
FL4221
ROOM=KEPLER_B2B
01005
120-OHM-210MA
2
1 C4220
ROOM=KEPLER_B2B
5%100PF
NP0-C0G16V
01005
2 1
FL4220
01005ROOM=KEPLER_B2B
120-OHM-210MA
2
1 C4224NOSTUFF
16V
56PF
ROOM=KEPLER_B2B
NP0-C0G01005
5%
2
1 C4223NOSTUFF
56PF16V
ROOM=KEPLER_B2B
NP0-C0G01005
5%
29
29
29
29
29
29
29
29
29
29
29
29 3
29
27 29
29
29
29
29
29 3
29
29
29
29
29
29
29
29
29 3
29
29
29
29
29
29 28 20 14
29
29
29
29
29
29
29
29 20 8
29
29
29 20 8
29
29
29
29
29
29
29
27
27 29 3
27 29 3
29 28 20 14
29 20 8
29 20 8
33 21 20
17 14 13 12 9 8 7 6 5 3 29
27
27
29
29 3
27
29
29
29
29
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
SYM_VER-2
SYM_VER-2
SYM_VER-2
IN
IN
OUT
BI
IN
OUT
OUT
IN
OUT
IN IN
OUT
OUT
IN
IN
IN
OUT
OUT
NC
VER 3
NC
OUT
IN
IN
IN
IN
IN
IN
IN
TRISTAR 2 (A3)APN:343S0695
30 OF 59
VOLTAGE=4.3V
VOLTAGE=4.3V
VOLTAGE=5.0V
45 OF 49
A.0.0
051-1902
USB_AP_DATA_N
UART_AP_TO_ACCESSORY_TXD
USB_AP_TRISTAR_DATA_N
TRISTAR_TO_PMU_USB_BRICK_ID
TRISTAR_USB_BRICK_ID_R
PP3V0_TRISTAR
PP1V8_SDRAM
PP3V3_ACC
I2C1_AP_SCL
TRISTAR_TO_TIGRIS_VBUS_OFF
REVERSE_GATE
PP5V0_USB
TRISTAR_DP2_CONN_P
TRISTAR_DP1_CONN_NTRISTAR_DP1_CONN_P
PP_TRISTAR_ACC2
PP_TRISTAR_ACC1PP_TRISTAR_PIN
TRISTAR_DP2_CONN_N
SWD_DOCK_BI_AP_SWDIO
TRISTAR_TO_AP_INT
I2C1_AP_SDA
TRISTAR_TO_PMU_HOST_RESETPMU_TO_OWL_ACTIVE_READY
TRISTAR_BYPASS
TRISTAR_CON_DETECT_L
TRISTAR_TO_TIGRIS_VBUS_OFF
UART_AP_DEBUG_TXD
UART_ACCESSORY_TO_AP_RXD
USB_BB_DATA_PUSB_BB_DATA_N
MIKEYBUS_DATA_NMIKEYBUS_DATA_P
SWD_DOCK_TO_AP_SWCLK
UART_AP_DEBUG_RXD
USB_AP_TRISTAR_DATA_PUSB_AP_DATA_P
SYNC_MASTER=N/A SYNC_DATE=N/A
I/O:TRISTAR 2
2
1 C450420%
X5R6.3V
1.0UF
0201-1ROOM=TRISTAR
2
1 C4502
01005X5R6.3V
ROOM=TRISTAR
10%0.01UF
21
L4522
ROOM=TRISTAR0201
15NH-250MA
21
L4521
0201
ROOM=TRISTAR
15NH-250MA
1 PP4500
ROOM=TRISTAR
P3MM-NSMSM
F4
F3
A1
B1
A3
B3
D2
D1
F2
F1
E2
E1
E4
D3
D4
D6
F6
B5
A5C6
B6
F5
C1
A6
A4
A2
B4
B2
C3
C4
E3
E6
C2
D5
E5
C5
U4500CBTL1610A3UK
ROOM=TRISTAR
WLCSP
CRITICAL
2
1 C450320%1UF
ROOM=TRISTAR0201CER-X5R16V
23
23
2
1
3
Q4500CSD68822F4
CRITICAL
0402ROOM=TRISTAR
2
1R4500
01005ROOM=TRISTAR
1/32W5%
MF
10K
31 3
31 3
31 3
31 3
31 3
33 26 25 17 8
33 26 25 17 8
21
R4510
01005
PLACE_NEAR=U2000.T5:8mm
6.34K
MF
ROOM=PMU
1%1/32W
16
2
1 C4510
01005X5R6.3V10%
ROOM=PMUPLACE_NEAR=U2000.T5:8mm
0.01UF
27 16 9 5
16
16 8
8
8
33 8
33 8
5
5
5
5
33
33
30 17
2
1 C450120%0.1UF
01005X5R-CERM6.3V
ROOM=TRISTAR
2
1 C450020%
X5R6.3V
1.0UF
0201-1ROOM=TRISTAR
33 31 27 19 15
33 31 27 24 16 15 14 12 8
15
30 17
31 17 3
31 3
31 3
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
PP
NC
BRICK_ID
POW_GATE_EN*
BYPASS
SCL
INT
SDA
SWITCH_EN
HOST_RESET
CON_DET_L
DN2
DP2
DN1
DP1
ACC2
ACC1
P_IN
VDD_1V8
VDD_3V0
ACC_PWR
JTAG_DIO
UART2_RX
JTAG_CLK
UART1_RX
UART2_TX
UART0_RX
UART1_TX
USB0_DN
UART0_TX
USB0_DP
USB1_DN
USB1_DP
DIG_DN
DVSS
DVSS
DVSS
DIG_DPBI
BI
D
S
G
BI
BI
BI
BI
IN
BI
IN
OUT
IN
OUT
OUT
IN
OUT
IN
OUT
BI
OUT
BI
BI
BI
BI
OUT
AUDIO JACK
ANTENNA 516S00033 (RCPT)THIS ONE ON MLB --->
DOCK FLEX CONNECTOR
516S00034 (PLUG)
SPEAKER/ARC
TRISTAR
LOWER MIC1/4
DOCK FLEX CONNECTOR
31 OF 59
VOLTAGE=5.0V
VOLTAGE=4.3V
VOLTAGE=3.0V
VOLTAGE=4.3V
VOLTAGE=2.86V
VOLTAGE=2.86V
VOLTAGE=1.8VVOLTAGE=1.8V
46 OF 49
A.0.0
051-1902
CODEC_TO_HPHONE_HS3_CONN
AP_TO_HP_HS4_CTRL_CONN
AP_TO_HP_HS3_CTRL_CONN
PP5V0_USB
PP_CODEC_TO_LOWERMIC4_BIAS_CONNPP3V0_LAT_CONN
RFFE5_BB_TO_ANT_SCLK_CONN
PP_TRISTAR_ACC1_CONN
RFFE5_BB_TO_ANT_DATA_CONN
SOLENOID_TO_ARC_DRIVER_VSENSE_CONN_P
AP_TO_HP_HS3_CTRL_CONN
LOWERMIC4_TO_CODEC_AIN2_N
LOWERMIC1_TO_CODEC_AIN1_N
LOWERMIC4_TO_CODEC_AIN2_P
LOWERMIC1_TO_CODEC_AIN1_CONN_N
SOLENOID_TO_ARC_DRIVER_VSENSE_P
LOWERMIC4_TO_CODEC_AIN2_CONN_P
HPHONE_TO_CODEC_DETECT
BB_LAT_GPIO1
SPEAKER_TO_SPEAKERAMP_VSENSE_N
SOLENOID_TO_ARC_DRIVER_VSENSE_CONN_N
CODEC_TO_HPHONE_HS4_CONNCODEC_TO_HPHONE_HS4
CODEC_TO_HPHONE_HS3
CODEC_TO_HPHONE_L CODEC_TO_HPHONE_L_CONN
CODEC_TO_HPHONE_HS4_REF
CODEC_TO_HPHONE_HS3_REF
AP_TO_HP_HS3_CTRL
AP_TO_HP_HS4_CTRL
ARC_DRIVER_TO_SOLENOID_OUT_POS
SOLENOID_TO_ARC_DRIVER_VSENSE_N
AP_TO_HP_HS4_CTRL_CONN
ARC_DRIVER_TO_SOLENOID_OUT_POSSPEAKER_TO_SPEAKERAMP_VSENSE_CONN_NARC_DRIVER_TO_SOLENOID_OUT_NEG
SOLENOID_TO_ARC_DRIVER_VSENSE_CONN_NCODEC_TO_HPHONE_L_CONNCODEC_TO_HPHONE_R_CONN
TRISTAR_DP1_CONN_P
PP_TRISTAR_ACC2_CONN
SPEAKERAMP_TO_SPEAKER_OUT_NEG
PP_TRISTAR_ACC2_CONN
TRISTAR_CON_DETECT_CONN_L
SPEAKER_TO_SPEAKERAMP_VSENSE_P
PP_CODEC_TO_LOWERMIC1_BIAS
CODEC_TO_HPHONE_HS3_REF_CONNLOWERMIC1_TO_CODEC_AIN1_CONN_N
LOWERMIC4_TO_CODEC_AIN2_CONN_N
LOWERMIC4_TO_CODEC_AIN2_CONN_P
SPEAKERAMP_TO_SPEAKER_OUT_POS
TRISTAR_CON_DETECT_L
TRISTAR_DP2_CONN_NTRISTAR_DP2_CONN_P
LOWERMIC1_TO_CODEC_AIN1_CONN_P
CODEC_TO_HPHONE_HS4_CONN
CODEC_TO_HPHONE_HS3_CONNLOWERMIC1_TO_CODEC_AIN1_CONN_P
CODEC_TO_HPHONE_HS4_REF_CONN
TRISTAR_DP1_CONN_NPP1V8_LAT_CONNTRISTAR_CON_DETECT_CONN_L
LOWERMIC4_BIAS_FILT_RET
BB_LAT_GPIO1_CONN
SPEAKER_TO_SPEAKERAMP_VSENSE_CONN_P
CODEC_TO_HPHONE_HS3_REF_CONN
PP_CODEC_TO_LOWERMIC4_BIAS
CODEC_TO_HPHONE_HS4_REF_CONN
PP3V0_LAT_CONN
HPHONE_TO_CODEC_DETECT_CONN
LOWERMIC1_BIAS_FILT_RETPP_CODEC_TO_LOWERMIC1_BIAS_CONN
PP_TRISTAR_ACC1_CONN
PP_CODEC_TO_LOWERMIC4_BIAS_CONN
PP_CODEC_TO_LOWERMIC1_BIAS_CONN
PP1V8_LAT_CONN
SPEAKER_TO_SPEAKERAMP_VSENSE_CONN_N
SPEAKER_TO_SPEAKERAMP_VSENSE_CONN_P
ARC_DRIVER_TO_SOLENOID_OUT_NEG
PP_TRISTAR_ACC1
SOLENOID_TO_ARC_DRIVER_VSENSE_CONN_P
LOWERMIC4_TO_CODEC_AIN2_CONN_N
PP_TRISTAR_ACC2
SPEAKERAMP_TO_SPEAKER_OUT_NEG
SPEAKERAMP_TO_SPEAKER_OUT_POS
LOWERMIC1_TO_CODEC_AIN1_P
CODEC_TO_HPHONE_R CODEC_TO_HPHONE_R_CONN
PP3V0_TRISTAR
PP1V8_SDRAM
BB_LAT_GPIO1_CONN
RFFE5_BB_TO_ANT_SCLK_CONNRFFE5_BB_TO_ANT_SCLK
RFFE5_BB_TO_ANT_DATA_CONNRFFE5_BB_TO_ANT_DATA
HPHONE_TO_CODEC_DETECT_CONN
I/O:DOCK FLEX B2B
SYNC_MASTER=N/A SYNC_DATE=N/A
2
ROOM=DOCK_B2B
01005
1
FL4620120-OHM-210MA
01005ROOM=DOCK_B2B
120-OHM-210MAFL4621
12
21
FL4624120-OHM-210MA
ROOM=DOCK_B2B
01005
2
1 C46225%
NP0-C0G
56PF16V
ROOM=DOCK_B2B01005
2
1
ROOM=DOCK_B2B010056.8V-100PF
NO_XNET_CONNECTION=1
DZ4610
2
1
NO_XNET_CONNECTION=1
6.8V-100PF
ROOM=DOCK_B2B01005
DZ4604
21
FL4605
0201
FERR-33-OHM-0.8A-0.09-OHM
ROOM=DOCK_B2B
21
FL4604
ROOM=DOCK_B2B
0201
FERR-33-OHM-0.8A-0.09-OHM
2
1 C4624
ROOM=DOCK_B2B01005NP0-C0G16V
56PF5%
2
1 C462356PF
ROOM=DOCK_B2B
16VNP0-C0G01005
5%
ROOM=DOCK_B2B
21
1/32W0%
0.00
MF 01005
R4622
ROOM=DOCK_B2B
210.00
01005
R4623
1/32W0% MF
01005
10V10%
X7R-CERM
220PF
1
2
ROOM=DOCK_B2B
C4634
01005
10V10%
X7R-CERM
220PF1
2
ROOM=DOCK_B2B
C4635
2
1C4656
35V
100PF
NP0-C0G
5%
01005ROOM=DOCK_B2B
2
1C4655DEFAULT_CAPACITOR_220.000000pF_2_1
0201X7R-CERM
220PF10%25V
ROOM=DOCK_B2B
2
1C4654
35V
100PF5%
01005ROOM=DOCK_B2B
NP0-C0G
NOSTUFF
2
1C4652
X5R25V
0.1UF10%
ROOM=DOCK_B2B0201
2
1C4651
25VX5R
0.1UF10%
0201ROOM=DOCK_B2B
2
1 C4633
01005
16VNP0-C0G
5%
ROOM=DOCK_B2B
100PF
2
1 C4632
01005
16VNP0-C0G
100PF5%
ROOM=DOCK_B2B
2
1 C4631
01005
16VNP0-C0G
100PF5%
ROOM=DOCK_B2B
2
1 C4630
01005
16VNP0-C0G
100PF5%
ROOM=DOCK_B2B
5%100PF
NP0-C0G16V
01005
C46211
2
ROOM=DOCK_B2B
2
1 C4615
ROOM=DOCK_B2B01005
16VNP0-C0G
100PF5%
2
1 C4612
16VNP0-C0G
100PF5%
ROOM=DOCK_B2B01005
2
1
01005
16VNP0-C0G
5%
ROOM=DOCK_B2B
100PFC4607
2
1 C4600
ROOM=DOCK_B2B
16V
01005
5%
NP0-C0G
56PF
21
FL4601
ROOM=DOCK_B2B0201
FERR-33-OHM-0.8A-0.09-OHM
21
ROOM=DOCK_B2B0201
FERR-33-OHM-0.8A-0.09-OHMFL4600
2
1 C4696
ROOM=DOCK_B2B
220PF
X7R-CERM
10%
01005
10V
2
1 C4697
X7R-CERM10V
220PF10%
ROOM=DOCK_B2B01005
2
1 C4698
10V10%
X7R-CERM
220PF
01005ROOM=DOCK_B2B
01005
10V10%
X7R-CERM
ROOM=DOCK_B2B
220PFC46991
2
21
FL4603600-OHM-25%-0.28A-0.75OHM
0201ROOM=DOCK_B2B
21
FL4602
ROOM=DOCK_B2B
600-OHM-25%-0.28A-0.75OHM
0201
8
8
21
FL4607
01005
120-OHM-210MA
ROOM=DOCK_B2B
21
FL4606120-OHM-210MA
01005ROOM=DOCK_B2B
2
1 C4606100PF
ROOM=DOCK_B2B
5%
NP0-C0G16V
01005
46
45
4443
4241
4039
3837
3635
3433
3231
3029
2827
2625
2423
2221
2019
1817
1615
1413
1211
109
87
65
43
21
J4600ROOM=DOCK_B2B
F-ST-SM24-5859-040-XXX-829
CRITICAL
26
26 2 1
FL4633120-OHM-210MA
ROOM=DOCK_B2B
01005
2 1
FL4632120-OHM-210MA
01005ROOM=DOCK_B2B
24
24
30 3
30 3
30 3
30 3
2
1 C4637
ROOM=DOCK_B2B
16VNP0-C0G01005
100PF5%
2
1 C4636
ROOM=DOCK_B2B
16VNP0-C0G01005
100PF5%
2 1
FL4615
01005
ROOM=DOCK_B2B
120-OHM-210MA
23
23
2 1
FL4614
ROOM=DOCK_B2B
120-OHM-210MA
01005
2
1 C4614
ROOM=DOCK_B2B
16V
56PF
NP0-C0G01005
5%
2 1
FL4613120-OHM-210MA
ROOM=DOCK_B2B
01005
2
1 C4613
ROOM=DOCK_B2B
16V
56PF
NP0-C0G01005
5%
21
FL4641
ROOM=DOCK_B2B
10-OHM-1.1A
01005
21
ROOM=DOCK_B2B
01005
FL464210-OHM-1.1A
2
1C4653
25V5%
NP0-C0G-CERM01005
ROOM=DOCK_B2B
56PF
2
1C4650
X5R
10%25V
0.1UF
0201ROOM=DOCK_B2B
30 3
25
25
23
23
23
23
23
23
23
23
23
33
33
33
2
1 C4642
16V
ROOM=DOCK_B2B
NP0-C0G01005
100PF5%
2
1 C4641100PF
ROOM=DOCK_B2B
16VNP0-C0G01005
5%
2
5%16V
01005ROOM=DOCK_B2B
NP0-C0G
100PFC46201
2 1
FL4631
ROOM=DOCK_B2B
120-OHM-210MA
01005
2 1
FL4630120-OHM-210MA
ROOM=DOCK_B2B
01005
2 1R4640
ROOM=DOCK_B2B
1/32W
MF5%
010051.00K
2
1 C4640
ROOM=DOCK_B2B
16VNP0-C0G01005
5%27PF
2
1 DZ4603
NO_XNET_CONNECTION=1
6.8V-100PF01005ROOM=DOCK_B2B
2
1 DZ4602
NO_XNET_CONNECTION=1
ROOM=DOCK_B2B010056.8V-100PF
2
1 DZ4601
NO_XNET_CONNECTION=1
ROOM=DOCK_B2B
6.8V-100PF01005
21
R4600
1/32WMF
3.3K
ROOM=DOCK_B2B01005
5%
1
NO_XNET_CONNECTION=1
DZ46006.8V-100PF01005ROOM=DOCK_B2B2
2 1
FL4612120-OHM-210MA
ROOM=DOCK_B2B
01005
2 1
FL4611
ROOM=DOCK_B2B
120-OHM-210MA
01005
2
1 C461156PF
ROOM=DOCK_B2B
16VNP0-C0G01005
5%
2
1 C4610
ROOM=DOCK_B2B
16V
56PF
NP0-C0G01005
5%
2 1
ROOM=DOCK_B2B
01005
FL4610120-OHM-210MA
31
31
31
30 17 3
31
31
31
31
31
31
31
31
31
31
31
31
31 26
31
31 26
31
31 26
31
31
31
31
31 25
31
31
24
31
31
31
31
31 25
31
31
31
31
31
31
31
31
31
31
24
31
31
31
31
31
31
31
31
31
31
31 26
30 3
31
31
30 3
31 25
31 25
31
33 30 27 19 15
33 30 27 24 16 15 14 12 8
31
31
31
31
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
IN
BI
OUT
OUT
OUT
OUT
BI
BI
BI
BI
OUT
OUT
OUT
OUT
OUT
IN
IN
OUT
OUT
BI
BI
OUT
OUT
OUT
IN
BI
IN
BUTTONS:
THIS ONE ON MLB --->
BUTTON FLEX CONNECTOR516S00058 (RCPT)
516S00059 (PLUG)
VOL UP/DOWN
BUTTON FLEX
STROBE:
COOL LEDMODULE NTC
WARM LED
RINGERHOLD
MIC2
ANC REF MIC
32 OF 59
VOLTAGE=2.86V
47 OF 49
A.0.0
051-1902
LED_MODULE_NTC_CONN
PP_CODEC_TO_REARMIC2_BIAS_CONN
REARMIC2_TO_CODEC_AIN3_N REARMIC2_TO_CODEC_AIN3_CONN_N
REARMIC2_TO_CODEC_AIN3_CONN_P
PP_LED_DRIVER_WARM_LED
BUTTON_VOL_UP_L
BUTTON_VOL_DOWN_L
BUTTON_RINGER_A
BUTTON_HOLD_KEY_L
BUTTON_VOL_DOWN_CONN_L
BUTTON_RINGER_A_CONN
SOUTH_AC_GND_SCREW
SOUTH_AC_GND_SCREW
SOUTH_AC_GND_SCREW
SOUTH_AC_GND_SCREW
LED_MODULE_NTC
PP_LED_DRIVER_COOL_LED
REARMIC2_TO_CODEC_AIN3_CONN_PREARMIC2_TO_CODEC_AIN3_CONN_N PP_LED_DRIVER_COOL_LED
BUTTON_HOLD_KEY_CONN_LLED_MODULE_NTC_CONNBUTTON_VOL_DOWN_CONN_L
BUTTON_VOL_UP_CONN_LBUTTON_RINGER_A_CONN
BUTTON_HOLD_KEY_CONN_L
BUTTON_VOL_UP_CONN_L
PP_CODEC_TO_REARMIC2_BIAS
REARMIC2_TO_CODEC_AIN3_PPP_CODEC_TO_REARMIC2_BIAS_CONN
PP_LED_DRIVER_WARM_LED
SYNC_DATE=N/ASYNC_MASTER=N/A
I/O:BUTTON FLEX B2B
2
1 C4720
ROOM=BUTTON_B2B
5%100PF
NP0-C0G16V
01005
2
1 C4700
ROOM=BUTTON_B2B01005
16VNP0-C0G
100PF5%
1615
1413
1211
109
87
65
43
21
J4700CRITICAL
505066-1210
ROOM=BUTTON_B2B
F-ST-SM
22
33 16 8
2
1
DZ4711
ROOM=BUTTON_B2B
02015.5V-6.2PF
2
1
DZ4710
ROOM=BUTTON_B2B
5.5V-6.2PF0201
23
23
2
1C47105%
6.3VNP0-C0G
0201
27PF
ROOM=BUTTON_B2B
33 16 9 8
33 16 8
33 16 8
2
1C47115%
6.3VNP0-C0G
27PF
0201ROOM=BUTTON_B2B
2
1R4720
01005
ROOM=BUTTON_B2B
51.1K
MF
1%1/32W
2
1C47215%
100PF
01005NP0-C0G
16V
ROOM=BUTTON_B2B
21
FL4720
01005ROOM=BUTTON_B2B
120-OHM-210MA
2
1 C47225%
01005NP0-C0G
ROOM=BUTTON_B2B
27PF16V
2
1C47235%
100PF
01005NP0-C0G
ROOM=BUTTON_B2B
16V 2
1 C47245%
01005NP0-C0G
27PF
ROOM=BUTTON_B2B
16V
2 1
FL4702
01005ROOM=BUTTON_B2B
120-OHM-210MA
2 1
FL4701
01005ROOM=BUTTON_B2B
120-OHM-210MA
2
1 C47025%
01005NP0-C0G
56PF16V
ROOM=BUTTON_B2B
2
1 C47015%
01005NP0-C0G
ROOM=BUTTON_B2B
56PF16V
2 1
FL4700
01005ROOM=BUTTON_B2B
120-OHM-210MA
2
1C47135%
100PF
01005
16VNP0-C0G
ROOM=BUTTON_B2B
21
FL4713
01005ROOM=BUTTON_B2B
120-OHM-210MA
2
1C47125%
100PF
01005NP0-C0G
16V
ROOM=BUTTON_B2B
21
FL4712
01005
120-OHM-210MA
ROOM=BUTTON_B2B
21
FL4711
01005
120-OHM-210MA
ROOM=BUTTON_B2B
2
1 DZ4713
ROOM=BUTTON_B2B
12V-33PF01005-1
2
1 DZ4712
ROOM=BUTTON_B2B
12V-33PF01005-1
21
R4710
01005
1/32W0%
MF
ROOM=BUTTON_B2B
0.00
32
32
32
32
32 22
32
32
32 4
32 4
32 4
32 4
32 22
32
32 32 22
32
32 32
32
32
32
32
24
32
32 22
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
OUT
OUT
OUT
OUT
OUT
OUT
OUT
MIS-NAMED NET. GPS_TIME_MARK ACTUALLY GOES FROM AP TO BB.
BASEBAND, WLAN, BT & STOCKHOLM
33 OF 59
49 OF 49
A.0.0
051-1902
RFFE5_BB_TO_ANT_SCLK
BB_TO_PMU_AMUX_LDO11_SIM1
BB_LAT_GPIO1
PCIE_BB_TO_AP_RXD_NPCIE_BB_TO_AP_RXD_P
BUTTON_VOL_UP_L
BUTTON_MENU_KEY_L
NC_PMU_AMUX_BY
FORCE_DFU
50_AP_WIFI_5G_CONN_ANT
BB_TO_PMU_AMUX_SMPS4BB_TO_PMU_AMUX_SMPS3BB_TO_PMU_AMUX_SMPS1
PCIE_AP_TO_BB_TXD_N
PCIE_AP_TO_BB_TXD_P
OWL_TO_WLAN_CONTEXT_A
WLAN_TO_PMU_HOST_WAKE
PMU_TO_WLAN_CLK32K
UART_WLAN_TO_AP_CTS_LUART_WLAN_TO_AP_RXD
UART_AP_TO_WLAN_RTS_LUART_AP_TO_WLAN_TXD
PCIE_WLAN_TO_AP_CLKREQ_LPCIE_AP_TO_WLAN_DEV_WAKE
I2S_BT_TO_AP_DIN
PCIE_AP_TO_WLAN_REFCLK_PPCIE_AP_TO_WLAN_REFCLK_N
AP_TO_STOCKHOLM_DEV_WAKE
AP_TO_BT_WAKE
PCIE_AP_TO_WLAN_TXD_NPCIE_AP_TO_WLAN_TXD_P
PCIE_WLAN_TO_AP_RXD_PPCIE_WLAN_TO_AP_RXD_N
PCIE_AP_TO_WLAN_RESET_L
I2S_AP_TO_BT_BCLK
UART_AP_TO_BT_TXD
UART_BT_TO_AP_RXD
I2S_AP_TO_BT_LRCLK
UART_BT_TO_AP_CTS_L
PP3V0_TRISTARPP_VCC_MAIN
I2S_AP_TO_BT_DOUT
PCIE_AP_TO_BB_REFCLK_PPCIE_AP_TO_BB_REFCLK_N
PCIE_AP_TO_BB_RESET_L
BB_TO_PMU_PCIE_HOST_WAKE_LAP_TO_BB_PCIE_DEV_WAKE
BT_TO_PMU_HOST_WAKE
OWL_TO_WLAN_CONTEXT_B
PCIE_BB_BI_AP_CLKREQ_L
UART_STOCKHOLM_TO_AP_RXD
PP1V8
AP_TO_STOCKHOLM_ANT
SWD_AP_PERIPHERAL_SWCLK
PP1V8_SDRAM
I2S_AP_TO_BB_LRCLKI2S_AP_TO_BB_BCLKI2S_AP_TO_BB_DOUTI2S_BB_TO_AP_DIN
PMU_TO_WLAN_REG_ON
UART_AP_TO_STOCKHOLM_RTS_L
I2C0_AP_SCL
BUTTON_HOLD_KEY_L
UART_AP_TO_BT_RTS_L
PMU_TO_BT_REG_ON
UART_AP_TO_STOCKHOLM_TXD
BUTTON_RINGER_A
UART_AP_DEBUG_TXD
BUTTON_VOL_DOWN_L
AP_TO_STOCKHOLM_DWLD_REQUEST
UART_STOCKHOLM_TO_AP_CTS_L
STOCKHOLM_TO_PMU_HOST_WAKEPMU_TO_STOCKHOLM_EN
I2C0_AP_SDAI2C1_AP_SCLI2C1_AP_SDA
NC_AP_RESERVED2
RFFE5_BB_TO_ANT_DATA
SWD_AP_BI_BB_SWDIO
UART_AP_DEBUG_RXD
PMU_TO_SYSTEM_COLD_RESET_L
NC_PMU_AMUX_AY
DFU_STATUS
NC_PMU_GPIO20NC_PMU_GPIO21
50_AP_UAT_FEED
PMU_TO_BB_USB_VBUS_DETECT
AP_TO_BB_RADIO_ON_L
USB_BB_DATA_NUSB_BB_DATA_P
UART_BB_TO_OWL_RXD
AP_TO_BB_COREDUMP
UART_OWL_TO_BB_TXDLCM_TO_OWL_BSYNCBB_IPC_GPIO
PMU_TO_BB_PMIC_RESET_LAP_TO_BB_RESET_L
BB_TO_AP_RESET_DETECT_LBB_TO_LED_DRIVER_GSM_BURST_INDAP_TO_BB_MESA_UP_LBB_TO_AP_GPS_TIME_MARK
BASEBAND:RADIO SYMBOL
8
SUBDESIGN_SUFFIX=RF
I456
29 9 8
30 8
30 8
32 16 8
32 16 8
32 16 8
28 16 9 8
32 16 9 8
30 26 25 17 8
27 16 8
27 16 8
30 26 25 17 8
8 3
16 9 5 3
8 3
29 21 20 17 14 13 12 9 8 7 6 5 3
4
4
4
8
8
16
8
8
7
16
8
16
8
8
8
8
16
8
8
8
8
8
16
8
8
6
8
8
16
16
8
9
9
6
6
6
6
6
30
30
9
16
6
6
8
16
16
16
16
8
27 22
31
31
31
6
6
9
8
8
8
8
16
8
8
8
8
8
6
6
6
6
6
6
9
13 9
16
31 30 27 19 15
28 27 26 25 24 22 21 17 15 14
31 30 27 24 16 15 14 12 8
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
IN
ANT
AP DEBUG
WLAN
RADIO_MLB_MIMO
SHARED POWER
BASEBAND
BLUETOOTH
STOCKHOLM
75_RFFE5_SCLK_BB
75_RFFE5_SDATA_BB
AP_RESERVED2
I2C1_AP_SDA
I2C1_AP_SCL
I2C0_AP_SDA
PMU_TO_SYSTEM_COLD_RESET_L
PMU_AMUX_AY
PMU_TO_STOCKHOLM_EN
STOCKHOLM_TO_PMU_HOST_WAKE
UART3_STOCKHOLM_TO_AP_RTS_L
AP_TO_STOCKHOLM_FW_DWLD_REQ
PMU_GPIO21
BUTTON_VOL_DOWN_L
AP_TO_BB_IPC_GPIO
PMU_GPIO20
AP_RESERVED0
AP_RESERVED1
BUTTON_RINGER_A
UART3_AP_TO_STOCKHOLM_TXD
PMU_TO_BT_REG_ON
UART1_AP_TO_BT_RTS_L
BUTTON_HOLD_KEY_L
I2C0_AP_SCL
UART3_AP_TO_STOCKHOLM_RTS_L
PMU_TO_WLAN_REG_ON
DFU_STATUS
PP1V8_SDRAM
STOCKHOLM_ANT
PP1V8
UART3_STOCKHOLM_TO_AP_TXD
PCIE0_AP_TO_BB_CLKREQ_L
OWL_TO_WLAN_CONTEXT_B
BT_TO_PMU_HOST_WAKE
PCIE0_AP_TO_BB_DEV_WAKE
PCIE0_BB_TO_PMU_HOST_WAKE_L
PCIE0_AP_TO_BB_PERST_L
PCIE0_AP_TO_BB_REFCLK_N
PCIE0_AP_TO_BB_REFCLK_P
I2S_AP_TO_BT_DOUT
PP_VCC_MAIN
PP3V0_TRISTAR
UART1_BT_TO_AP_RTS_L
I2S_AP_TO_BT_LRCK
UART1_BT_TO_AP_TX
UART1_AP_TO_BT_TX
I2S_AP_TO_BT_BCLK
PCIE_AP_TO_WLAN_PERST_L
PCIE_WLAN_TO_AP_TX_N
PCIE_WLAN_TO_AP_TX_P
PCIE_AP_TO_WLAN_TX_P
PCIE_AP_TO_WLAN_TX_N
AP_TO_BT_WAKE
AP_TO_STOCKHOLM_DEV_WAKE
PCIE_AP_TO_WLAN_REFCLK_N
PCIE_AP_TO_WLAN_REFCLK_P
I2S_BT_TO_AP_DOUT
PCIE_AP_TO_WLAN_DEV_WAKE
PCIE_WLAN_TO_AP_CLKREQ_L
UART4_AP_TO_WLAN_TX
UART4_AP_TO_WLAN_RTS_L
UART4_WLAN_TO_AP_TX
UART4_WLAN_TO_AP_RTS_L
PMU_TO_WLAN_32K_CLK
WLAN_TO_PMU_HOST_WAKE
OWL_TO_WLAN_CONTEXT_A
PCIE0_AP_TO_BB_TX_P
PCIE0_AP_TO_BB_TX_N
UART0_OWL_TO_BB_TX
FORCE_DFU
PMU_AMUX_BY
BUTTON_MENU_KEY_L
BUTTON_VOL_UP_L
PCIE0_BB_TO_AP_TX_P
PCIE0_BB_TO_AP_TX_N
I2S_BB_TO_AP_TX
SWD_IO_BB_JTAG_TMS
SWD_CLK_BB_JTAG_TCK
USB_BB_VBUS_DETECT
USB_BB_N
USB_BB_P
I2S_AP_TO_BB_WS
I2S_AP_TO_BB_CLK
I2S_AP_TO_BB_TX
AP_TO_BBPMU_RADIO_ON_L
AP_TO_BB_RST_L
PMU_TO_BBPMU_RESET_L
BB_TO_AP_RESET_DET_L
BB_TO_AP_GSM_TXBURST_IND
BB_TO_AP_GPS_TIME_MARK
AP_TO_BB_COREDUMP_TRIG
TOUCH_TO_BBPMU_FORCE_PWM
UART0_BB_TO_OWL_TX
RFFE_BUFFER_LAT_GPIO1
50_UPPER_ANT_FEED
50_WIFI_5G_CONN_ANT
AP_TO_BB_MESA_ON_L
BB_TO_PMU_AMUX_SMPS1
BB_TO_PMU_AMUX_SMPS3
BB_TO_PMU_AMUX_SMPS4
BB_TO_PMU_AMUX_LDO11_SIM1
IN
IN
OUT
OUT
OUT
OUT
OUT
OUT
BI
BI
BI
BI
IN
OUT
OUT
IN
OUT
OUT
OUTOUT
OUT
OUT
IN
IN
IN
IN
IN
OUT
OUT
OUT
IN
IN
IN
IN
OUT
IN
IN
IN
OUT
OUT
OUT
BI
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
BI
BI
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
BI
OUT
OUT
OUT
OUT
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
BI
IN
IN
BI
IN
IN
VINYL RESISTOR
N71 RADIO_MLB_MIMO - PVTJULY 07, 2015 ROW/RF2 HB PAD MATCHING BOM OPTIONS
19.2MHZ XTAL ALTERNATE
HB PAD
VINYL
MB PAD
LB PAD
RFC HB PAD MATCHING BOM OPTIONS
DARWIN HB PAD MATCHING BOM OPTIONS
LAT DIPLEXER1
SIM ESD DIODE ALTERNATE
HW_REV1_ID RESISTOR
051-1902
34 OF 59
0004536627 2015-07-21A PRODUCTION RELEASED
1 OF 51
A.0.0
SCHEM,SINGLE,BRD,N71
CELLULAR FRONT END: 2G PA
39
CELLULAR TRANSCEIVER: DRX/GPS PORTS
CELLULAR TRANSCEIVER: TX PORTS
337S00176
1
CELLULAR TRANSCEIVER: POWER
CELLULAR PMU: SWITCHERS AND LDOS
CELLULAR BASEBAND: GPIOS
18
34
CELLULAR BASEBAND: POWER2
CELLULAR BASEBAND: POWER1
FE: ANT CONNECTORS AND UAT TUNER3
DEBUG CONN & TEST POINTS152S2001
L4105_RF
337S00176
WIFI/BT: WIFI/BT MODULE
IC, VINYL
IC, VINYL
R3402_RF
3.4NH, INDUCTOR
3.0NH, INDUCTOR
0 OHM, RESISTOR
3.5NH, INDUCTOR
51 OHM, RESISTOR
1.3NH, INDUCTOR
33PF, CAPACITOR
L4408_RF
152S2042
20
49
10
37
CELLULAR TRANSCEIVER: PRX PORTS
CELLULAR FRONT END: LB PAD
27PF, CAPACITOR
CONTENTS
ELNA & UAT ANT FEED
CELLULAR BASEBAND: CONTROL AND INTERFACES
31
6
13
32
4 30
3
2 2
5
3812
155S0971 1 RF2
35
17
45
33
CSA PAGE
51
8
36
5024
23
22
46
155S0971 1
4721
40
11
25
FLDIP_RF
CELLULAR PMU: ET MODULATOR
4115
9
14
44
SIM
RF2
ROW
7
48
CELLULAR FRONT END: MB PAD
377S0163377S00042 VR301_RF
DARWIN
LAT CELL DIPLEXER1,TDK
LAT CELL DIPLEXER1,TDK
RFC
1155S0971
155S0971 1
LAT CELL DIPLEXER1,TDK
LAT CELL DIPLEXER1,TDK DARWIN
ROW
1
ON SEMI ESD DIODE
1 L4401_RF DARWIN
1 L4105_RF152S1907
22PF, CAPACITOR1131S0426 C4405_RF DARWIN
1152S2044 C4406_RF DARWIN
131S0631 L4407_RF1 DARWIN
L4403_RF1152S2056 DARWIN
131S0429 1 C4407_RF8.2PF, CAPACITOR DARWIN
15NH, INDUCTOR152S00143 1 DARWIN
33PF, CAPACITOR131S0823 1 C4408_RF DARWIN
51 OHM, RESISTOR1117S0108
3.4NH, INDUCTOR1152S00052 DARWIN
3.8NH, INDUCTOR1 L3911_RF152S2039 DARWIN
1.3PF, CAPACITOR1131S0279 DARWIN
152S1907 L4105_RF1 RFC3.3NH, INDUCTOR
L4401_RF152S2007 1 RFC8.2NH, INDUCTOR
C4405_RF131S0426 1 RFC22PF, CAPACITOR
1 L4407_RF RFC0.3PF, CAPACITOR131S0631
C4406_RF152S2044 1 RFC2.2NH, INDUCTOR
152S2056 1 RFCL4403_RF5.6NH, INDUCTOR
8.2PF, CAPACITOR C4407_RF1 RFC131S0429
RFCL4404_RF1152S00143 15NH, INDUCTOR
C4408_RF RFC1131S0823 33PF, CAPACITOR
117S0108 RFCL4410_RF1 51 OHM, RESISTOR
L3910_RF152S00052 1
152S2039 L3911_RF1 RFC
1 RFC
ROW353S00461 1 ULBPA_RF
353S00461 1 RF2
DARWINULBPA_RF353S00541 1
ULBPA_RF RFC353S00461 1
152S2007
DARWIN1353S00477 UMBPA_RF
RF21 UMBPA_RF353S4495 IC,PWR AMP,MB_PAD
UMBPA_RF RFC1353S4495
ROW1 UMBPA_RF353S4495
ROW152S1907 1 3.3NH, INDUCTOR
152S1990 3.0NH, INDUCTOR RF21
L4401_RF1 ROW8.2NH, INDUCTOR152S2007
C4108_RF131S0377 1 1.2PF, CAPACITOR
C4405_RF ROW131S0426 1
131S0631 RF2
C4405_RF RF21
ROW1152S2044 2.2NH, INDUCTOR C4406_RF
152S2021 C4406_RF RF21
ROW0.3PF, CAPACITOR L4407_RF131S0631 1
152S2056 L4403_RF1 5.6NH, INDUCTOR
C4407_RF8.2PF, CAPACITOR1131S0429 ROW
2.5NH, INDUCTOR RF21
0.3PF, CAPACITOR131S0631
152S00143 L4404_RF1 ROW
ROWC4408_RF1131S0823
C4409_RF1 1.8NH, INDUCTOR RF2
C4408_RF RF21152S2051
L4410_RF117S0108 ROW1
L3910_RF152S00052 1 ROW3.4NH, INDUCTOR
L4410_RF131S0363 RF21
152S00026 L3910_RF1
L3911_RF1 3.8NH, INDUCTOR152S2039
ROW1131S0279 1.3PF, CAPACITOR
L3911_RF RF21117S0201
RF2152S2045 1
RF21152S00052
RF2131S0599 1.5PF, CAPACITOR1
131S0630 1
RF2
ROW
117S0161
117S0161
1118S0646 51.1 KOHM, RESISTORUHBPA_RF1 IC,PWR AMP,HB_PAD,PT353S00478 DARWIN
353S00376 UHBPA_RF1 IC,PWR AMP,HB_PAD,TQS
353S4494 1 UHBPA_RFIC,PWR AMP,HB_PAD,AVAGO
ROWUHBPA_RF1353S00376 IC,PWR AMP,HB_PAD,TQS
ALTERNATE Y_XO_RF197S0593197S0565 XTAL, 19.2MHZ
Y_XO_RF XTAL, 19.2MHZALTERNATE197S0593197S0598
FLDIP_RF
FLDIP_RF
STOCKHOLM
FLDIP_RF
ALTERNATE
1 L4406_RF
RF2
ULBPA_RF
IC,PWR AMP,MB_PAD, PT
RF2
1.5NH, INDUCTOR
2.4NH, INDUCTOR
0.3PF, CAPACITOR
0.6PF, CAPACITOR
C3911_RF
C3922_RF
L3912_RF
L3919_RF
152S2036
1
15NH, INDUCTOR
131S0279
2.2NH, INDUCTOR
0.3PF, CAPACITOR
5.6NH, INDUCTOR
L4410_RF
L3910_RF
L3919_RF
DARWIN
U5101_RF
CELLULAR FRONT END: DIVERSITY
43
16
C4407_RF
ROW
L4105_RF
IC,PWR AMP,LB_PAD,SKWS
IC,PWR AMP,LB_PAD,SKWS
IC,PWR AMP,LB_PAD,SKWS
IC,PWR AMP,LB_PAD,PT
IC,PWR AMP,MB_PAD
IC,PWR AMP,MB_PAD
L3919_RF
U5101_RF
RF2
RFC
R3402_RF
3.4NH, INDUCTOR
3.3NH, INDUCTOR
8.2NH, INDUCTOR
DARWIN
RFC
L3919_RF1.3PF, CAPACITOR
3.8NH, INDUCTOR
42
19
CELLULAR FRONT END: MB-HB ASM
L4404_RF
RF2
22PF, CAPACITOR
PDF PAGE
CELLULAR PMU: CONTROL AND CLOCKS
CELLULAR FRONT END: HB PAD
CELLULAR FRONT END: LB ASM
1
DARWIN
RFC
0 OHM, RESISTOR
R3503_RF
0 OHM, RESISTOR1
?
PROPRIETARY PROPERTY OF APPLE INC.
REVISION
ECNREV DESCRIPTION OF REVISION
DRAWING TITLE
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.
CKAPPD
2 1
1245678
B
D
6 5 4 3
C
A
PAGE
C
A
D
DATE
R
SHEET
DSIZEDRAWING NUMBER
BRANCH
7
B
3
II NOT TO REPRODUCE OR COPY IT
IV ALL RIGHTS RESERVED
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
8
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
THE INFORMATION CONTAINED HEREIN IS THE
NOTICE OF PROPRIETARY PROPERTY:
Apple Inc.
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
PART# DESCRIPTIONQTY
TABLE_5_HEAD
BOM OPTIONREFERENCE DESIGNATOR(S)
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
PART# DESCRIPTIONQTY
TABLE_5_HEAD
BOM OPTIONREFERENCE DESIGNATOR(S)
PART# DESCRIPTIONQTY
TABLE_5_HEAD
BOM OPTIONREFERENCE DESIGNATOR(S)
TABLE_TABLEOFCONTENTS_ITEM
PART# DESCRIPTIONQTY
TABLE_5_HEAD
BOM OPTIONREFERENCE DESIGNATOR(S)
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_5_ITEM
TABLE_TABLEOFCONTENTS_ITEM
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_HEAD
TABLE_TABLEOFCONTENTS_ITEM
TABLE_5_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_ALT_ITEM
TABLE_ALT_HEAD
COMMENTS:REF DESBOM OPTIONPART NUMBER ALTERNATE FORPART NUMBER
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
PART# DESCRIPTIONQTY
TABLE_5_HEAD
BOM OPTIONREFERENCE DESIGNATOR(S)
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
PART# DESCRIPTIONQTY
TABLE_5_HEAD
BOM OPTIONREFERENCE DESIGNATOR(S)
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
PART# DESCRIPTIONQTY
TABLE_5_HEAD
BOM OPTIONREFERENCE DESIGNATOR(S)
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
PART# DESCRIPTIONQTY
TABLE_5_HEAD
BOM OPTIONREFERENCE DESIGNATOR(S)
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
PART# DESCRIPTIONQTY
TABLE_5_HEAD
BOM OPTIONREFERENCE DESIGNATOR(S)
TABLE_5_ITEMTABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
PART# DESCRIPTIONQTY
TABLE_5_HEAD
BOM OPTIONREFERENCE DESIGNATOR(S)
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_HEAD
COMMENTS:REF DESBOM OPTIONPART NUMBER ALTERNATE FORPART NUMBER
TP_WIFI_5G
TO 5GHZ WIFI ANTENNA FEED
WIFI ANT FEED
TP_UAT_GND
UAT ANT FEED
J_5G_UAT
N71-SPECIFIC RADIO PAGE 2
UAT COAX CONNECTOR
DIVERSITY LNA
TP_WIFI_5G_GND
5GHZ UAT CONNECTOR
ANT
35 OF 59
C5007_RF
C4905_RF
C5207_RF
R5204_RF
R4902_RF
C5112_RF
L5122_RFC5111_RF
C5122_RFL5112_RF
R4901_RF
C5208_RF
TP5101_RF
TP5102_RF
C5132_RF
R5132_RF
F5203_RF
C5212_RF
J5100_RF
C4901_RF
L4907_RF
TP5100_RF
TPUAT_RF
C4904_RF
UQPL_RFJ_UAT_RF
L4905_RF
C4902_RF C4903_RF
R5206_RF
L4903_RF
C5211_RF
L5100_RF
U_VOX_RF
L5410_RF
L4904_RF
VOLTAGE=2.7V
VOLTAGE=1.8V
VOLTAGE=2.8V
2 OF 51
A.0.0
051-1902
21
2
1
2
1
93 12
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
11
10
227
28
26
25
24
22
21
20
19
18
17
16
15
13876541
1423
2
1
21
2
1
2
1
21
2
1
2
1
2
1
2121
2
1
1
1
2
1
21
31
2
2
1
21
3
21
2
1
1
1
10
19
1
5
14
18
17
16
15
13
12
11976432
8 21
3
21
2
1
2
1
21
21
21
21
2
1
0.8NH+/-0.1NH-0.630A
C0G-CERM16V+/-0.05PF
50_A_0_MATCH_MOD 50_A_0_BPF_MOD
01005
50_UPPER_ANT12PF
50_UPPER_ANT_FEED
50_WIFI_5G_CONN_ANT
0.3PF
24NH-3%-0.16A-0.95OHM03015
5.15-5.92GHZ-1DB
1.0NH+/-0.1NH-0.580A
3
50_WIFI_5G_CONN_MCH
F-RT-SM
MM8830-2600B
2.7NH-570MA
03015
+/-0.05PF
P2MM-NSM
RADIO_DRX_GPS_LNA
23
50_UPPER_ANT_MCH
50_LB_UAT_COAX_UPPER
50_G_0_MATCH_MOD
50_MB-HB_DRX_LNA_MATCH_IN
75_RFFE5_SCLK_BB
50_WIFI_5G_CONN_ANT
PP_1V8_LDO15
75_RFFE5_SDATA_BB
50_QUADPL_GPS_OUT 50_UPPER_ANT_FEED
50_UAT_MATCH
50_MB-HB_DRX_LNA_MATCH_IN
50_UAT_TEST
PP_2V8_LDO14
PP_2V7_LDO12
50_MB-HB_UAT_DRX_GPS_LNA_IN
50_GPS_LNA_IN
PP_2V8_LDO14_FILT
50_MB-HB_UAT_COAX_UPPER
50_DRX_GPS_LNA_OUT
75_RFFE5_SCLK_BB_UAT
PP_1V8_LDO15_FILT
PP_2V7_LDO12_FILT
75_RFFE5_SDATA_BB_UAT
ELNA & UAT ANT FEED
+/-0.1PF25V
5.0PF
C0G0201
NP0-C0G16V5%
01005
100PF
RADIO_DRX_GPS_LNA0100512NH-3%-0.140A
RADIO_DRX_GPS_LNA01005
1/20W5%
201RADIO_DRX_GPS_LNA
MF
0
25V2%18PF
0201C0H-CERM
C0G-CERM
1.0PF+/-0.05PF25V
0201
25V5%
CERM0201
5%
0
MF1/20W 201
RADIO_DRX_GPS_LNA
SMP2MM-NSM
SM
NOSTUFF
COG-CERM
0.2PF
0201
1%
RADIO_UP_ANTMF0201
0.00
1/20W
1.3NH+/-0.1NH-1.1A
RADIO_DRX_GPS_LNA0201
010057.5NH+/-3%-0.2A
RADIO_DRX_GPS_LNA
SMP2MM-NSM
P2MM-NSM
3
X5R-CERM01005
6.3V
0.1UF20%
ACFM-W212-AP1LGA
F-RT-SM
MM8830-2600B
11
120NH-5%-40MA
RADIO_DRX_GPS_LNA0201
RADIO_DRX_GPS_LNA
6.3V20%
01005X5R-CERM
0.1UF
01005X5R-CERM6.3V20%0.1UF
22 21 11
22 21 20 19 18 17 12 11 9
9 5 3
9 5 3
RADIO_DRX_GPS_LNA0201
120NH-5%-40MA
LGA
RADIO_DRX_GPS_LNA
LMRX5BJB-G98
11NH-3%-0.28OHM-310MA03015
RADIO_DRX_GPS_LNA0201
120NH-5%-40MA
15
23
+/-0.1PF
NO STUFF
16VNP0-C0G01005
0.2PF
16V+/-0.05PF0.5PF
C0G-CERM01005
50_UAT_NPLEXER_IN
50_QUADPL_GPS_OUT
RADIO_DRX_GPS_LNA
RADIO_DRX_GPS_LNA
SM
50_A_0_ANT
25V
LFB185G53CGRD898
NP0-C0G
0.2PF+/-0.1PF16V
NO STUFF
0100501005
25
25
2
2
2 2
2
2
2
2
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
IN
IN
PP
PP
C R
GND
PP
PP
BI
GNSS
WI_FI
LOW_BAND_CELL
MID_BAND_CELL
ANT
EPADGND
C R
GND
IN
BI
IN
IN
IN
IN
DRX_ANT
GPS_IN
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
VDD_GPS
VDD_DRX
VIO
SCLK
SDATA
DRX_OUT
GPS_OUT
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
OUT
SIM CARD ESD PROTECTION
UAT TUNER
LAT COAX CONNECTOR
LOWER SIDEUPPER SIDETWO COAX CABLES
SIM CARD CONNECTOR
ANTENNA FEEDS AND CONNECTORS
N71-SPECIFIC RADIO PAGE 3
36 OF 59
J3001_RF
C5405_RF
C5404_RF
C5402_RF
C5401_RF
L5400_RF
L5401_RF
L5402_RF
C5409_RF
L5407_RF
L5403_RF
C5006_RF
L5001_RF
C5407_RF
R5402_RF
R5401_RF
TP3_RF
C3002_RF
DZ301_RF
DZ302_RF
VR301_RF
R3004_RF
FLDIP_RF
J5002_RF J5004_RF
J_LAT_RF
J5001_RF J5003_RF
C5403_RF
L5408_RF
U5411_RF
C5408_RF
3 OF 51
A.0.0
051-19021
6
9 8
2
7
15
14
13
12
11
105
3
2
1
2
1
2
1
2
1
2
1
21
21
2
1
21 21
21
21
1
2
1
2
121
5
4
32
1
2
1
2
6
4
531
1
3 2
1
32
1
4 3 2
1
3 2
1
32
3
6
4
5
72
8
9
10
1
11
2
1
21
2
1
21
0201
0.01UF25VX5R-CERM
10%
WLCSP
RF1347
0201
120NH-5%-40MA
0.01UF
0201
25VX5R-CERM
10%
F-ST-SM
MM6829-2700BF-ST-SM
MM6829-2700B
21
22
F-ST-SM1MM5829-2700
MM6829-2700BF-ST-SM
MM6829-2700BF-ST-SM
LFD21829MMV1D889LLP
OMIT
22
21
2
3 5 9
3 5 9
3 5 24 26
1%
01005
15.00K
MF1/32W
2
3 5 9
3 5 9
ESDAVLC5-4BU4SM
5.5V-6.2PF
0201NOSTUFF
12V-33PF01005-1
20%2.2UF
X5R-CERM0201
6.3V
TP-P80
MF
0%1/32W
0.00
01005
MF
0%1/32W
0.00
01005
2%25V
C0H-CERM0201
18PF
25V+/-0.05PF
C0G201
0.4PF
2.2NH+/-0.1NH-0.6A
0201-1
03015
6.8NH-+/-0.2NH-440MA
120NH-5%-40MA
0201
0.5PF25V+/-0.05PF
0201COG-CERM
33NH-3%-140MA
03015
03015
33NH-3%-140MA
0301512NH-310MA
NP0-C0G-CERM01005
33PF5%16V
16V5%33PF
01005NP0-C0G-CERM
NP0-C0G-CERM01005
33PF5%16V
NP0-C0G-CERM01005
33PF5%16V
F-RT-SM
SIM-W-EJECTOR-THICK-N71
FE: ANT CONNECTORS AND UAT TUNER4FF_SIM_SWP
SIM1_IO
SIM1_TRAY_DET
SIM1_RST
PP_UIM1_LDO11
SIM1_CLK
VIO_FILT
PAC2_VDD_3V0_FILTER
SDAT_FILTSCLK_FILT
50_LB_ASM_ANT1_LAT
50_LAT_TEST
50_MB-HB_ASM_ANT2_COAX_LOW
UAT_MID
L_1A
L_1B
L_2AB
50_LB_UAT_COAX_UPPER
50_MB-HB_ASM_ANT1_LAT 50_LAT_DIPLEXER_ANT
75_RFFE5_SCLK_BB
75_RFFE5_SDATA_BB
RFFE_VIO_S2R
UAT
50_LB_ASM_ANT2_COAX_LOW
PP3V0_TRISTAR
SIM1_RST
4FF_SIM_SWPSIM1_IO
PP_UIM1_LDO11
SIM1_CLK
50_MB-HB_UAT_COAX_UPPER
SIM1_TRAY_DET
3 5 7 11
2 5 9
2 5 9
5
5
3 5 9
3 5 24 26 3 5 9
3 5 7 11
3 5 9
3 5 9
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.GND
SIM_DETECT_GND
CLK
VCC
RESET
SIM_DETECT
IO
SWP
A
GND
IN
IN
BI
BI
OUT
BI
BI
BI
BI
GND
P3
P2
P1
BI
BI
VDD
VIO
GNDARFGND
SCLK
SDAT
RF2
RF1
RF3
RF4
N71-SPECIFIC RADIO PAGE 4
WLAN LAT 2.4GHZ BAW BPF
37 OF 59
L5205_RF
L5202_RF
F5201_RF
L5204_RF
C5203_RF
L5206_RF
4 OF 51
A.0.0
051-1902
2
1
21
2
1
41
532
2
1
21
0.4NH+/-0.1NH-320MA 3.6PF50_G_1_DPLX
010054.0NH-+/-0.1NH-0.27A
01005
6.8NH-3%-0.210A
NO STUFF
50_G_1_MATCH_MOD
12NH-3%-0.140A
NP0-C0G16V
+/-0.1PF
50_G_1_BAW_ANT
WLAN-BT-LTE885118
50_G_1_BAW_TX_RX
WLAN LAT 2.4GHZ BAW BPF
01005
LGA
01005
01005
25 25
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
INPUT
GND
OUTPUT
POWER
STOCKHOLM
AP_TO_STOCKHOLM_SIM_SEL
CAPSESD
MLB PROBE POINTS
RFFE
ANT
STOCKHOLM
WLAN/BT
CONNECTIONS
ANT TUNER
DEBUG CONNECTOR
AP DEBUG
AP TO BB/WLAN/BT/SH
BASEBAND PCIE PMU
BASEBAND
38 OF 59
PP3053_RF
PP3056_RF
PP3019_RF
PP3018_RF
PP3006_RF
PP3034_RF
PP3033_RF
PP3032_RF
PP3090_RF
PP3091_RF
C3503_RFC5101_RF
J3000_RF
PP3073_RF
PP3037_RF
PP3036_RF
PP3002_RF
PP3001_RF
PP3020_RF
PP3016_RF
PP3014_RF
PP3013_RF
PP3012_RF
PP3011_RF
PP3010_RF
PP3009_RF
PP3008_RF
PP3067_RF
PP3066_RF
PP3065_RF
PP3064_RF
PP3054_RF
PP3063_RF
PP3062_RF
PP3075_RF
PP3052_RF
PP3017_RF
PP3051_RF
PP3085_RF
PP3084_RF
PP3081_RF
PP3080_RF
PP3077_RF
PP3076_RF
PP3074_RF
VOLTAGE=1.8V
VOLTAGE=1.8V
VOLTAGE=1.8VVOLTAGE=1.8V
MAKE_BASE=TRUE
SINGLE_NODENET
30 OF 51
A.0.0
051-1902
1
1
1
1
1
1
1
1
1
1
2
1
2
1
5049
4847
4645
4443
4241
4039
3837
3635
3433
3231
3029
2827
2625
2423
2221
2019
1817
1615
1413
1211
109
87
65
43
21
54
53
52
51
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
75_RFFE1_SDATA_BBSM
OMIT RADIO_DEBUG
P2MM-NSM
P2MM-NSM75_RFFE2_SDATA_BB
RADIO_DEBUGOMIT
SM
SM
OMIT RADIO_DEBUG
P2MM-NSMP2MM-NSM
P2MM-NSM
OMIT
50_BBPMU_TO_STOCKHOLM_19P2M_CLKSM
50_MDM_PCIE_CLK
OMIT
SM
OMIT
SMP2MM-NSM
P2MM-NSMSM STOCKHOLM_TO_BBPMU_CLK_REQ
OMIT
BB_JTAG_SRST_L
OMIT
PCIE0_AP_TO_BB_PERST_L
XO_OUT_D0_EN
OMIT
P2MM-NSMSM
P2MM-NSM
50_SLEEP_CLK_32K
OMIT
SM
SMP2MM-NSM
OMIT
PMIC_RESOUT_LSM
P2MM-NSM
OMIT
PCIE0_BB_TO_PMU_HOST_WAKE_L
P2MM-NSM
PCIE0_AP_TO_BB_CLKREQ_L
PCIE0_AP_TO_BB_DEV_WAKE
OMIT
UART1_BT_TO_AP_TX
BB_TO_AP_GSM_TXBURST_IND
RADIO_DEBUG
BB_DEBUG_ERROR
RADIO_DEBUG
P2MM-NSM
OMIT
SM
RADIO_DEBUG
RADIO_DEBUG
P2MM-NSM
OMIT
SM
P2MM-NSM
OMIT RADIO_DEBUG
SM
AP_TO_BB_MESA_ON_L
P2MM-NSM
P2MM-NSM
P2MM-NSM
RADIO_DEBUG
SM
OMIT
P2MM-NSM
RADIO_DEBUG
SM
OMIT
PCIE0_AP_TO_BB_REFCLK_N
PCIE0_AP_TO_BB_TX_P
PCIE0_AP_TO_BB_TX_NP2MM-NSM
SM
RADIO_DEBUGOMIT
P2MM-NSM
RADIO_DEBUG
SM
P2MM-NSM
OMIT
SM
RADIO_DEBUG
RADIO_DEBUG
OMIT
SM
SM
OMIT
P2MM-NSM
OMIT
SMP2MM-NSM
SM
OMIT
P2MM-NSM
SMP2MM-NSM
OMIT
OMIT
SMP2MM-NSM
P2MM-NSM
OMIT
SM
P2MM-NSMSM
OMIT
SM
RADIO_DEBUGOMIT
P2MM-NSMSM
OMIT
AXE550124F-ST-SM
NOSTUFF
100PF5%16VNP0-C0G01005
16V
100PF5%
NP0-C0G01005
P2MM-NSMSM
OMIT RADIO_DEBUG
P2MM-NSM
OMIT
SM
DEBUG CONN & TEST POINTS
PMU_TO_BBPMU_RESET_L
AP_TO_BBPMU_RADIO_ON_L
PP_VCC_MAIN
BB_TO_AP_RESET_DET_L
AP_TO_BB_RST_L
AP_TO_BB_MESA_ON_L
AP_TO_BB_IPC_GPIO
UART0_BB_TO_OWL_TX
AP_TO_BB_COREDUMP_TRIG
UART0_OWL_TO_BB_TX
PCIE0_AP_TO_BB_REFCLK_P
PCIE0_AP_TO_BB_REFCLK_N
PCIE0_AP_TO_BB_TX_P
PCIE0_AP_TO_BB_TX_N
PCIE0_AP_TO_BB_PERST_L
PCIE0_AP_TO_BB_CLKREQ_L
PCIE0_BB_TO_AP_TX_N
PCIE0_BB_TO_AP_TX_P
PCIE0_BB_TO_PMU_HOST_WAKE_L
PCIE0_AP_TO_BB_DEV_WAKE
I2S_AP_TO_BB_WS
I2S_AP_TO_BB_CLK
I2S_AP_TO_BB_TX
USB_BB_VBUS_DETECT
USB_BB_N
USB_BB_P
I2S_BB_TO_AP_TX
SWD_CLK_BB_JTAG_TCK
SWD_IO_BB_JTAG_TMS
RFFE_BUFFER_LAT_GPIO1
75_RFFE5_SDATA_BB
75_RFFE5_SCLK_BB
PP3V0_TRISTAR
BB_TO_PMU_AMUX_SMPS1
BB_TO_PMU_AMUX_SMPS3
BB_TO_PMU_AMUX_LDO11_SIM1
BB_TO_PMU_AMUX_SMPS4
PMU_TO_WLAN_32K_CLK
PMU_TO_WLAN_REG_ON
PMU_TO_BT_REG_ON
BT_TO_PMU_HOST_WAKE
WLAN_TO_PMU_HOST_WAKE
AP_TO_BT_WAKE
UART1_AP_TO_BT_TX
PP1V8
PMU_AMUX_AY
PMU_TO_SYSTEM_COLD_RESET_L
PMU_AMUX_BY
UART1_AP_TO_BT_RTS_L
UART1_BT_TO_AP_RTS_L
I2S_AP_TO_BT_BCLK
I2S_AP_TO_BT_LRCK
I2S_AP_TO_BT_DOUT
I2S_BT_TO_AP_DOUT
UART4_AP_TO_WLAN_TX
UART4_WLAN_TO_AP_RTS_L
UART4_WLAN_TO_AP_TX
UART4_AP_TO_WLAN_RTS_L
PCIE_WLAN_TO_AP_CLKREQ_L
PCIE_AP_TO_WLAN_PERST_L
PCIE_AP_TO_WLAN_DEV_WAKE
PCIE_AP_TO_WLAN_TX_P
PCIE_AP_TO_WLAN_TX_N
PCIE_AP_TO_WLAN_REFCLK_P
PCIE_AP_TO_WLAN_REFCLK_N
PCIE_WLAN_TO_AP_TX_N
PCIE_WLAN_TO_AP_TX_P
OWL_TO_WLAN_CONTEXT_B
OWL_TO_WLAN_CONTEXT_A
PP1V8_SDRAM
AP_TO_STOCKHOLM_FW_DWLD_REQ
PMU_TO_STOCKHOLM_EN
AP_TO_STOCKHOLM_DEV_WAKE
STOCKHOLM_TO_PMU_HOST_WAKE
UART3_AP_TO_STOCKHOLM_TXD
UART3_AP_TO_STOCKHOLM_RTS_L
UART3_STOCKHOLM_TO_AP_TXD
UART3_STOCKHOLM_TO_AP_RTS_L
STOCKHOLM_ANT
AP_RESERVED0
AP_RESERVED1
AP_RESERVED2
I2C0_AP_SDA
I2C0_AP_SCL
I2C1_AP_SDA
I2C1_AP_SCL
BUTTON_HOLD_KEY_L
BUTTON_MENU_KEY_L
BUTTON_VOL_DOWN_L
BUTTON_VOL_UP_L
BUTTON_RINGER_A
PMU_GPIO20
PMU_GPIO21
DFU_STATUS
FORCE_DFU
TOUCH_TO_BBPMU_FORCE_PWM
BB_TO_AP_GPS_TIME_MARK
UART0_BB_TO_OWL_TX
SPMI_DATA
I2S_BB_TO_AP_TX
PCIE0_AP_TO_BB_REFCLK_P
I2S_AP_TO_BB_CLK
75_RFFE5_SCLK_BB_BUFFER
75_RFFE5_SDATA_BB_BUFFER
UART0_OWL_TO_BB_TX
I2S_AP_TO_BB_TX
I2S_AP_TO_BB_WS
RFFE_VIO_S2R
PP_STOCKHOLM_1V8_S2R
PP_1V8_S2R_VDDIO_WLAN_BTPP1V8_SDRAM
STOCKHOLM_DWPS_DBG
75_RFFE3_SDATA_BB
UART3_AP_TO_STOCKHOLM_TXD
STOCKHOLM_DWPM_DBG
75_RFFE4_SDATA_BB
UART3_STOCKHOLM_TO_AP_TXD
UART3_AP_TO_STOCKHOLM_RTS_L
UART3_STOCKHOLM_TO_AP_RTS_L
BB_TO_AP_GSM_TXBURST_IND
SIM2_RESET
PMU_TO_BBPMU_RESET_L
I2C1_AP_SDA
SIM1_CLK
SIM1_TRAY_DET
SIM1_IO
SIM1_RST
BUTTON_HOLD_KEY_L
I2C1_AP_SCL
FORCE_DFU
SIM2_CLK
4FF_SIM_SWP
BUTTON_MENU_KEY_L
PP_UIM1_LDO11
PP1V8
SIM2_RESET
I2C0_AP_SDA
UART_WLAN_TO_BB_COEX_TX
SWD_IO_BB_JTAG_TMS
PP_UIM2_LDO13
SIM2_DATA_R
SIM2_DETECT
UART_BB_TO_WLAN_COEX_TX
SIM2_DATA
BUTTON_RINGER_A
BUTTON_VOL_UP_L
BUTTON_VOL_DOWN_L
I2C0_AP_SCL
BB_TO_AP_GPS_TIME_MARK
SPMI_CLK
RADIO_DEBUG
75_RFFE5_SCLK_BB
75_RFFE5_SDATA_BB
OMIT
SMP2MM-NSM
SM
RADIO_DEBUGOMIT
P2MM-NSM
OMIT
SM
RADIO_DEBUG
P2MM-NSM
SM
RADIO_DEBUG
P2MM-NSM
SM
OMIT RADIO_DEBUG
P2MM-NSM
OMIT
SM
RADIO_DEBUG
P2MM-NSM
SM
RADIO_DEBUGOMIT
SMP2MM-NSM
OMIT RADIO_DEBUG
SM
OMIT
P2MM-NSM
OMIT
SMP2MM-NSM
OMIT
SM
RADIO_DEBUG
P2MM-NSM
9 16
9
22 21 20 19 18 17 9
26 10
5 8
10 8
26 10
8
8
3
10
8 10
8 10
8
9 5
8 5
5 10
10
11 12 17 18 20 25 26
9
10
5 9
5 9
5 9
9
5 9
9
5 9
5 8
5 8
5 8
5 8
5 9
5 9
8
8
5 9
5 9
5 9
5 9
5 9
10
8
8
5 9
8
5 8
9
2 5 9
2 3 5 9
3
11
11
11
11
25
25
25
25
25
25
25
5
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
5
26
26
26
26
5 26
5 26
5 26
5 26
26
5
5
5
5
5
5
5
5
5
5
10
5 9
5 9
5
5 9
8 10
8 10 5 9
5
5 9
5 9
9
9
5 9
5 9
5 9
5 9
3
26
25 5
26
9 23
5 26
26
9 12
5 26
5 26
5 26
2 3 5 9
2 3 5 9
9
5 9
5 9 24
5 10
5
3 9
3 9
3 9
3 9
5
5
5
9 24
3 24 26
5
3 7 11
5
5 9 24
5
9 25
5 8
5 8
7 11 24
24
9
9 25
9 24
5
5
5
5
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
PP
IN
OUT
IN
IO
IO
OUT
OUT
OUT
OUT
OUT
IO
IO
IO
IO
IN
IN
IN
IN
OUT
OUT
IN
IN
OUT
IN
IN
IN
IN
IN
IN
OUT
OUT
IN
IN
IN
IN
IN
IN
OUT
IN
OUT
OUT
IN
OUT
IN
IN
IN
OUT
OUT
IN
IN
IN
IN
IN
IN
IN
OUT
OUT
IN
IN
IN
OUT
OUT
OUT
OUT
IN
OUT
OUT
OUT
IN
IN
OUT
OUT
OUT
IN
IN
IN
IN
IN
OUT
OUT
OUT
IN
IN
IN
IN
IN
IN
IN
IN
OUT
IN
OUT
IN
OUT
IN
OUT
IO
IN
IN
PP
PP
PP
PP
PP
PP
PP
PP
BASEBAND: POWER 1
(MODEM SUB MEMORY)
(MSM MODEM)
(MSM CORE)
39 OF 59
U_BB_RF
U_BB_RF
C3124_RF
C3122_RF
C3123_RF
C3121_RF
C3119_RF
C3120_RF
C3118_RF
C3117_RF
C3116_RF
C3115_RF
C3114_RF
C3113_RF
C3112_RF
C3111_RF
C3110_RF
C3109_RF
C3108_RF
C3107_RF
C3106_RF
C3105_RF
C3104_RF
C3103_RF
C3102_RF
C3101_RF C3125_RF
31 OF 51
A.0.0
051-1902
E8
F9
N19
AA24
AA18
AA14
AA12
AA8
AA6
AA1
Y15
Y14
Y10
Y6
W24
W11
W9
W1
U24
U19
U15
U11
T19
T16
T15
T12
T11
T9
T8
T7
R24
R17
R16
R13
R12
R9
R8
R1
P18
P17
P14
P13
P10
P9
P6
N24
N23
N18
N15
N14
N11
N10
N7
N6
M19
M16
M15
M12
M11
M8
M7
L24
L17
L16
L13
F14
F13
C14
A18
A16
C21
B18
A20
A11
A7
A5
C11
A13
A9
L12
L9
L8
L1
K18
K17
K14
K13
K10
K9
K6
J24
J19
J18
J15
J14
J11
J10
J7
J6
J5
H19
H16
H15
H12
H11
H8
H7
H1
G24
G17
G16
G13
G12
G9
G8
F18
F17
F8
F1
E24
E18
E17
E15
C3
B22
B14
B3
A24
A22
A14
A3
A1
G7
T10
R11
R10
R7
P12
P11
P8
P7
M14
M10
M6
L15
L14
L11
L10
L7
L6
K16
K15
K12
K11
K8
K7
J17
J16
J13
J12
J9
J8
H18
H17
H14
H13
H6
H5
G14
G6
R20
R19
P19
N13
N12
N9
N8
M13
M9
H10
H9
G19
G18
G11
G10
F19
F11
F10
T18
T17
T14
T13
T6
R18
R15
R14
R6
P16
P15
N17
N16
M18
M17
L19
L18
K19
G15
F16
F15
F7
F6
F5
E16
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
PP_0V9_SMPS1
BGA
BGA
RADIO_BB
MDM9635M
RADIO_BB
MDM9635M
2.2UF
2.2UF
0201
RADIO_BB
4V
0201
RADIO_BB
2.2UF
PP_1V0_SMPS3
PP_0V9_LDO3
PP_0V9_SMPS1
PP_0V9_LDO3
PP_1V0_SMPS3
CELLULAR BASEBAND: POWER1
RADIO_BB
4VX5R-CERM0201
2.2UF20%
RADIO_BB
4VX5R-CERM0201
2.2UF20%
X5R-CERM
2.2UF20%
RADIO_BB
4VX5R-CERM0201
2.2UF20%
RADIO_BB
4VX5R-CERM0201
2.2UF20%
RADIO_BB
4VX5R-CERM0201
2.2UF20%
RADIO_BB
4VX5R-CERM0201
2.2UF20%
RADIO_BB
4VX5R-CERM0201
2.2UF20%
RADIO_BB
4VX5R-CERM0201
20%
RADIO_BB
4VX5R-CERM0201
2.2UF20%
4VX5R-CERM0201
2.2UF20%
RADIO_BB
4VX5R-CERM0201
20%
RADIO_BB
4VX5R-CERM0201
2.2UF20%
RADIO_BB
4VX5R-CERM0201
2.2UF20%
RADIO_BB
4VX5R-CERM0201
2.2UF20%
4V
2.2UF20%
RADIO_BB
0201X5R-CERM
RADIO_BB
20%2.2UF
X5R-CERM4V
RADIO_BB
4VX5R-CERM0201
2.2UF20%
RADIO_BB
4VX5R-CERM0201
2.2UF20%
RADIO_BB
4VX5R-CERM0201
2.2UF20%
RADIO_BB
4VX5R-CERM0201
2.2UF20%
RADIO_BB
4VX5R-CERM0201
2.2UF20%
RADIO_BB
4VX5R-CERM0201
20%
RADIO_BB
4VX5R-CERM0201
2.2UF20%
15UF
0402-1RADIO_BB
6.3VX5R
20%
7
11 6
11 6
11 6
11 6
11 6
11 7 6
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
GND
SYM 8 OF 8
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
PWR1
SYM 6 OF 8
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_MODEM
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_MEM
VDD_MEM
VDD_MEM
VDD_MEM
VDD_MEM
VDD_MEM
VDD_MEM
VDD_MEM
VDD_MEM
VDD_MEM
VDD_MEM
VDD_MEM
VDD_MEM
VDD_MEM
VDD_MEM
VDD_MEM
VDD_MEM
VDD_MEM
VDD_CORE
VDD_CORE
VDD_CORE
VDD_MODEM
BASEBAND: POWER 2
PLACE
TO B1CLOSE
051-1902
32 OF 51
A.0.0
40 OF 59
U_BB_RF
C3219_RF C3223_RF C3229_RFC3225_RFC3226_RFC3220_RF
C3227_RF
C3216_RFC3215_RFC3213_RFC3212_RFC3203_RFC3206_RFC3209_RF
C3211_RFC3208_RFC3205_RFC3202_RF
C3218_RFC3214_RFC3210_RFC3207_RFC3204_RF
U18
G2
U7
W7
U13
W15
Y12
H20
E9
N20
U9
W8
U23
AA17
AA19
AA23
AA15
AA5
T24
T1
M20
M1
J20
J1
D3
C22
G1
V1
V24
V23
W2
P24
P23
K24
K23
F24
F23
AA2
Y24
D24
C1
Y1
W23
E23
B1
U16
E19
C10
B16
B20
B13
B7
B11
F12
E12
B5
B9
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
BGA
PP_1V2_LDO2
RADIO_PMIC
20%
X5R-CERM
RADIO_PMIC
MDM9635M
PP_1V8_LDO7
RADIO_BB
20%
RADIO_PMIC
PP_1V2_LDO2
VDDPX_BIAS_UIM2
PP_1V0_SMPS3
PP_1V7_LDO5
PP_1V5_LDO1
PP_1V2_LDO2
PP_1V8_LDO6
PP_1V8_LDO6
PP_1V8_LDO6
PP_UIM1_LDO11
PP_3V075_LDO10
PP_1V8_LDO8
PP_0V95_LDO4
PP_1V0_SMPS3
PP_1V8_LDO7
PP_UIM2_LDO13
CELLULAR BASEBAND: POWER2
20%6.3V
RADIO_PMIC
0.1UF
X5R-CERM01005
6.3VX5R-CERM0201
2.2UF20%
RADIO_PMIC
6.3VX5R-CERM0201
2.2UF20%
RADIO_PMIC
6.3VX5R-CERM0201
2.2UF20%
RADIO_PMIC
6.3VX5R-CERM0201
2.2UF20%
RADIO_PMIC
6.3VX5R-CERM0201
2.2UF20%
RADIO_PMIC
6.3VX5R-CERM0201
2.2UF20%
RADIO_PMIC
6.3VX5R-CERM0201
2.2UF20%
RADIO_PMIC
20%2.2UF
0201X5R-CERM4V
RADIO_PMIC
6.3VX5R-CERM0201
2.2UF20%
6.3VX5R-CERM0201
2.2UF20%
RADIO_PMIC
6.3VX5R-CERM0201
2.2UF20%
RADIO_PMIC
20%2.2UF
0201X5R-CERM4V
RADIO_PMIC
20%2.2UF
0201X5R-CERM4V
RADIO_PMIC
20%2.2UF
0201X5R-CERM4V
RADIO_PMICRADIO_PMIC
0201
20%2.2UF
X5R-CERM4V20%
2.2UF
0201X5R-CERM4V
RADIO_PMIC
4V
2.2UF
0201
6.3VX5R-CERM0201
2.2UF20%6.3V
X5R-CERM0201
2.2UF
RADIO_PMIC
6.3VX5R-CERM0201
2.2UF20%
RADIO_PMIC
6.3VX5R-CERM0201
2.2UF20%
RADIO_PMIC
6.3VX5R-CERM0201
2.2UF20%
RADIO_PMIC
11
11
7 10 11
10
11 7 6
11
11
11 7
26 11 9 8 7 7
26 11 9 8 7
26 11 9 8 7
11 5 3
11 7
11
11
11
11 7 6
11 10 7
24 5
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
PWR2
SYM 7 OF 8
VDD_USB_1P8
VDD_PCIE_0P9
VDD_P1
VDD_P1
VDD_P1
VDD_P1
VDD_P1
VDD_P1
VDD_P1
VDD_PCIE_1P8
VDD_USB_SS_1P8
VDD_USB_SS_0P9
VDD_USB_3P3
VDD_P6
VDD_P5
VDD_P4
VDD_USB_CORE
VDD_P2
VDD_P3
VDD_P3
VDD_P3
VDD_P3
VDD_P3
VDD_P3
VDD_P3
VDD_P3
VDD_P3
VDD_P3
VDD_P3
VDD_P1
VDD_ALWAYS_ON
VDD_DDR_CORE_1P8
VDD_DDR_CORE_1P8
VDD_DDR_CORE_1P8
VDD_DDR_CORE_1P8
VDD_DDR_CORE_1P2
VREF_SDC
VREF_UIM
VDD_A3
VDD_A3
VDD_A2
VDD_A1
VDD_A2
VDD_A1
VDD_A1
VDD_A2
VDD_A2
VDD_A2
VDD_A1
VDD_PLL
VDD_PLL
VDD_QFPROM_PRG
VDD_DDR_CORE_1P2
VDD_DDR_CORE_1P2
VDD_DDR_CORE_1P2
VDD_P1
VDD_P1
NC
NOSTUFF AT PVT
TO U12
PLACE
TO AA10
CLOSEPLACE
BASEBAND: CONTROL AND INTERFACES
TO V22
CLOSE
PLACECLOSE
PLACECLOSETO T3TO E1
CLOSEPLACE
PLACE
TO U8CLOSE
41 OF 59
33 OF 51
A.0.0
051-1902
R3303_RF
U_BB_RF
U_BB_RF
U_BB_RFU_BB_RF
U3301_RF
R3301_RF
R3302_RF
R3304_RF
R3306_RFR3305_RF
C3301_RF
C3302_RF
Y7
AA7
Y9
AA9
U8
U12
U14
W14
W12
AA11
Y11
AA13
Y13
AA10
U10
W10
C15
A15
B15
C16
C17
C20
A19
B19
C19
C18
E13
E14
E10
E11
A17
B17
A21
B21
W13
Y8
AA21
AA20
N22
M22
C13
C4
A6
B8
C8
C12
C5
B6
A8
C9
B12
A4
C7
E7
A10
A12
B4
C6
E6
B10
M24
P20
T20
V2
T3
E1
K5
J3
K2
K1
J2
K3
W20
H3
G3
F3
G5
F2
H2
H22
G22 AA16
Y20
Y21
L5
L3
U22
T23
V22
U20
E3
4
51
2
2
12
1
2
1
2
1
2
1
2
1
2
1
2
1
SWD_CLK_BB_JTAG_TCK_BUFFER
PCIE0_AP_TO_BB_REFCLK_P
PMIC_RESOUT_L
74AUP1G34GX
SWD_CLK_BB_JTAG_TCK_BUFFER
PP_1V8_LDO6
SS_CAL_RES
01005
NOSTUFF
50_PRX_CA2_I
50_PRX_CA2_Q
SOT1226
BGA
BGA
BGA
BGA
RADIO_BB
ET_DAC_N
50_DRX_CA1_Q
50_GPS_RX_I
50_PRX_CA1_I
50_DRX_CA1_I
50_DRX_CA2_Q
50_DRX_CA2_I
50_PRX_CA1_Q
ET_DAC_P
TX_Q_N
TX_Q_P
TX_I_N
TX_I_P
50_GPS_RX_Q
50_TX_FB_RX_Q
50_TX_FB_RX_IRADIO_BB
MDM9635M
USB_BB_N
BB_USB_TRXTUNE
50_MDM_PCIE_CLK
USB_BB_P
PCIE0_BB_TO_AP_TX_N
PCIE0_BB_TO_AP_TX_P
PCIE0_AP_TO_BB_TX_P
PCIE0_AP_TO_BB_TX_N
PCIE_CAL_RES
PCIE0_AP_TO_BB_REFCLK_N
MDM9635M
RADIO_BB
RADIO_BB
EBI1_CAL
BDM_CAL
MDM9635M
RADIO_BB
1UF
50_MDM_19P2M_CLK
SWD_IO_BB_JTAG_TMS
BB_JTAG_SRST_L
SPMI_CLK
SPMI_DATA
XO_OUT_D0_EN
50_SLEEP_CLK_32K
PS_HOLD
BB_HSIC_CAL
MDM9635M
RADIO_BB
10
240
01005
10
MDM_VREF_LPDDR2
VREF_DAC_BIAS
SWD_CLK_BB_JTAG_TCK
CELLULAR BASEBAND: CONTROL AND INTERFACES
5
5
5
10 5
16
16
16
15
15
16
10
14
14
15
15
15
15
14
14
10 5
10 5
10 5
1%
MF1/32W
RADIO_BB
10
10 5
5
5
01005
1.43K1%1/32W
RADIO_BB
MF
8
16
16
1/32WMF01005
1%1.43K
MF
RADIO_BB
2001%1/32W
240
1/32WMF01005
1%
RADIO_BB
MF1/32W
01005
1%
RADIO_BB
240
5
5
X5R-CERM16V
2200PF
01005
10%
5
5
X5R0201
20%10V
RADIO_BB
12
12
5
5
26 11 9 7
11
5 8
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
BI
IN
IN
IN
OUT
OUT
OUT
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
OUT
IN
IN
IN
OUT
BI
BI
SYM 5 OF 8
USB_PCIE
USB_HS_REXT
PCIE_USB_SYSCLK
USB_SS_RX_P
USB_SS_TX_M
USB_SS_TX_P
USB_HS_DM
USB_HS_DP
USB_SS_RX_M
USB_SS_REXT
PCIE_TX_M
PCIE_TX_P
PCIE_RX_P
PCIE_RX_M
PCIE_REXT
PCIE_EP_REFCLK_N
PCIE_EP_REFCLK_P
ANALOG_RF
SYM 2 OF 8
BBRX_QP_CH2
BBRX_QM_CH3
TX_DAC1_VREF
GNSS_BB_IP
TX_DAC0_VREF
BBRX_IM_CH3
BBRX_IP_CH3
BBRX_QM_CH2
BBRX_IM_CH2
BBRX_IP_CH2
BBRX_QM_CH1
BBRX_QP_CH1
BBRX_IM_CH1
BBRX_IP_CH1
BBRX_QM_CH0
BBRX_QP_CH0
BBRX_IM_CH0
BBRX_IP_CH0
BBRX_QP_CH3
DNC
DNC
DNC
DNC
DNC
DNC
ET_DAC1_M
ET_DAC1_P
ET_DAC0_M
ET_DAC0_P
TX_DAC1_QM
TX_DAC1_QP
TX_DAC1_IM
TX_DAC1_IP
TX_DAC0_QM
TX_DAC0_QP
TX_DAC0_IM
TX_DAC0_IP
GNSS_BB_QM
GNSS_BB_QP
GNSS_BB_IM
BBRX_QM_FB
BBRX_QP_FB
BBRX_IM_FB
BBRX_IP_FB
SYM 4 OF 8
MEMORY
EBI1_CAL
VREF_DQ_BDM
EBI1_VREF
EBI1_VREF
EBI1_VREF
BDM_ZQ
SYM 1 OF 8
CONTROL
RESIN*
SDC1_DATA_3
SDC1_DATA_2
SDC1_DATA_1
SDC1_DATA_0
SDC1_CMD
SDC1_CLK
CXO
MODE_1
MODE_0
TCK
TMS
TDI
TDO
TRST*
SRST*
PMIC_SPMI_CLK
PMIC_SPMI_DATA
CXO_EN
SLEEP_CLK
PS_HOLD
RESOUT*
HSIC_CAL
HSIC_DATA
HSIC_STROBE
NC
NC
NC
NC
NC
IN
NC
NC
NC
IN
NC
NC
NC
NC
IN
OUT
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
IN
IN
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
OUT
OUT
OUT
OUT
BI
STUFF R3412 FOR USB BOOT (UNFUSED BB)
PCIE PULL-UPS TO BB RAIL
OPTION SEL2 SEL1 SEL0GPIO 35 34 32
HSUSB 0 1 0HSIC 0 1 1
PCIE 0 0 1
BB EEPROM
BUFFER ON RFFE5
RFFE3 DIV ASM
RFFE5 DIV LNA, ANT TUNERS
RFFE USAGE TABLE
RFFE2 LB/MB/HB PAD, 2G PA, LB/MB/HB ASM
RFFE4 QPOET
RFFE1 WTR
SCLK/SDATA_A IS OUTPUT
RFFE CLOCK FILTERS
PLACE C3405_RF CLOSE TO BUFFER
PLACE C3407_RF CLOSE TO MDM
NOSTUFF R3402 WHEN VINYL PRESENT
STUFF R3402 WHEN VINYL NOT PRESENT
BASEBAND: GPIOS
RF_SOC2BB_I2S_MCLK
STUFF R3411 FOR PCIE BOOT (UNFUSED BB)
A.0.0
34 OF 51
051-1902
42 OF 59
R3404_RFR3403_RF
U_BB_RF
C3407_RF
UBUFR_RF
C3405_RF
R3413_RF
UEPRM_RF
R3414_RF
R3402_RF
R3411_RFR3412_RF
R3406_RF
R3401_RF
C3406_RF
R3407_RF
C3401_RF
R3410_RF
C3404_RF
R3409_RF
C3403_RF
C3402_RF
R3408_RF
W18
Y18
W19
Y19
B24
B23
A23
E20
W22
V3
U17
U1
Y3
U5
U6
K20
U2
AA3
Y2
T2
R3
U3
B2
A2
T5
W3
R2
R5
W4
E2
F20
E22
D23
D22
C24
C23
G23
G20
F22
D1
C2
D2
L2
M2
M3
M5
N1
N2
N3
N5
P1
P2
P3
P5
Y4
K22
J22
J23
H23
H24
T22
R22
R23
P22
Y22
W21
Y23
AA22
AA4
W5
Y5
W6
M23
L20
L23
L22
W17
W16
Y16
Y17
2
1
4
63
52
8
1
7
2
1
21
21
2
1
2
1
2
1
2
1
2
1
2
1
21
2
1
21
2
1
21
2
1
2
1
21
2
1
2
1
A2
A1
B2B1
FAST_BOOT_SELECT0
10K
PP_1V8_LDO6
RADIO_BB
NOSTUFF
24 SIM2_DATA
SIM2_DETECT
SIM2_RESET5 24
BGA
24
UART_BB_TO_WLAN_COEX_TX
SIM2_CLK
BB_EEPROM_I2C_SCL
BB_EEPROM_I2C_SDA
I2S_AP_TO_BB_CLK
I2S_AP_TO_BB_WS
UART0_OWL_TO_BB_TX
UART0_BB_TO_OWL_TX
I2S_AP_TO_BB_TX
I2S_BB_TO_AP_TX
FAST_BOOT_SELECT0
FAST_BOOT_SELECT1
BB_TO_AP_GSM_TXBURST_IND
SIM1_RST
SIM1_CLK
SIM1_TRAY_DET
SIM1_IO
75_RFFE1_SCLK_BB
75_RFFE1_SDATA_BB
75_RFFE2_SCLK_BB
75_RFFE2_SDATA_BB
SIM1_REMOVAL_ALARM
AP_TO_BB_MESA_ON_L
PCIE0_AP_TO_BB_PERST_L
PCIE0_AP_TO_BB_CLKREQ_L
PCIE0_BB_TO_PMU_HOST_WAKE_L
AP_TO_BB_IPC_GPIO
BB_DEBUG_ERROR
AP_TO_BB_COREDUMP_TRIG
BB_TO_AP_RESET_DET_L
PCIE0_AP_TO_BB_DEV_WAKE
UART_WLAN_TO_BB_COEX_TX
75_RFFE5_SCLK_BB_BUFFER
75_RFFE5_SDATA_BB_BUFFER
75_RFFE4_SCLK_BB
75_RFFE4_SDATA_BB
75_RFFE3_SCLK_BB
75_RFFE3_SDATA_BB
50_GSM_TX_PHASE
BB_TO_AP_GPS_TIME_MARK
RADIO_BB
MDM9635M
20 19
5
PP_1V8_LDO6
75_RFFE5_SDATA_BB_BUFFER
PP_1V8_LDO15
75_RFFE5_SCLK_BB_BUFFER
75_SDATA_A
RFFE_BUFFER_LAT_GPIO1
75_RFFE1_SCLK_FILT
75_RFFE2_SCLK_FILT
75_RFFE1_SCLK_BB
75_RFFE3_SCLK_BB
75_RFFE4_SCLK_BB 75_RFFE4_SCLK_FILTBB_EEPROM_I2C_SCL
75_RFFE2_SCLK_BB
BB_EEPROM_I2C_SDA
75_RFFE3_SCLK_FILT
75_SCLK_A 75_RFFE5_SCLK_BB
75_RFFE5_SDATA_BB
PP_1V8_LDO6
PCIE0_AP_TO_BB_CLKREQ_L
SIM1_TRAY_DET
SIM2_DETECT
FAST_BOOT_SELECT1
PP_1V8_LDO6
CELLULAR BASEBAND: GPIOS
5
9 5
15
5
5
5
5
9 5 3
5
MF1/32W1%10K
RADIO_BB01005
MF
1%1/32W
01005
10K
RADIO_BB
51PF5%16VNP0-C0G01005
RADIO_BB
RF1361WLCSP
16V
51PF5%
NP0-C0G01005
RADIO_BB
MF01005
0.00
0%1/32W
RADIO_BB
RADIO_BB
WLCSPCAT24C08C4A
1/32W0%
01005MF
RADIO_BB
0.00
OMIT
1/32W
01005
RADIO_BB
0.000%
MF
1/32W
01005MF
1%10K
RADIO_BBNOSTUFF
01005
1%
MF
10K
RADIO_BB
1/32W
5
5
5
5
MF01005
1%100K
RADIO_BB
1/32W
1/32WMF
01005
1%
5
5
5
X5R0201
10V
1UF20%
RADIO_BB
25 5
25 5
0.00
01005RADIO_BB
1/32W0%
MF 10PF
01005
RADIO_BBNOSTUFF
16V5%
CERM
16
RADIO_BB
MF
0.00
01005
0%1/32W
CERM01005
5%16V
NOSTUFFRADIO_BB
10PF
12
0.00
01005MF
0%1/32W
RADIO_BBCERM01005
5%10PF
16V
RADIO_BBNOSTUFF
23
22 21 20 19 18 17
CERM01005
5%16V
RADIO_BB
10PF
NOSTUFF
0.00
01005RADIO_BB
0%
MF1/32W
5
5
10
5 3
16 5
22 21 18 17 5
9 5
9 5
12 5
23 5
5
5
5 3
5 3
5 9
9
9
9
9
9
9
9
9
26 11 9 8 7
9 5
23 22 21 20 19 18 17 12 11 2
9 5
5
9
9
9
9
26 11 9 8 7
9
9
9
5 3 2
5 3 2
26 11 9 8 7
9 5
9 5 3
9 5
9
26 11 9 8 7
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
OUT
OUT
OUT
IN
IN
IN
IN
IN
IN
SYM 3 OF 8
GPIOGPIO_42
GPIO_0
GPIO_52
GPIO_18
GPIO_3
GPIO_4
GPIO_7
GPIO_6
GPIO_16
GPIO_24
GPIO_25
GPIO_23
GPIO_22
GPIO_20
GPIO_19
GPIO_15
GPIO_12
GPIO_9
GPIO_10
GPIO_11
GPIO_8
GPIO_5
GPIO_13
GPIO_14
GPIO_17
GPIO_26
GPIO_27
GPIO_28
GPIO_29
GPIO_30
GPIO_31
GPIO_32
GPIO_33
GPIO_34
GPIO_35
GPIO_36
GPIO_37
GPIO_38
GPIO_39
GPIO_21
GPIO_78
GPIO_79
GPIO_77
GPIO_76
GPIO_75
GPIO_74
GPIO_73
GPIO_72
GPIO_71
GPIO_70
GPIO_69
GPIO_68
GPIO_67
GPIO_66
GPIO_65
GPIO_64
GPIO_63
GPIO_62
GPIO_61
GPIO_60
GPIO_59
GPIO_58
GPIO_57
GPIO_56
GPIO_55
GPIO_54
GPIO_53
GPIO_49
GPIO_48
GPIO_47
GPIO_46
GPIO_45
GPIO_44
GPIO_43
GPIO_50
GPIO_51
GPIO_41
GPIO_40
GPIO_1
GPIO_2
NC
GPO1
GPO2
SCLK_ASCLK
VIO
GND
SDATA_ASDATA
NC
NC
VCC
VSS
SDASCL
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
IN
OUT
NC
IN
OUT
NC
NC
NC NC
NC
NC
NC
NC
OUT
OUT
BI
NC
NC
NC
OUT
IN
OUT
NC
NC
NC
NC
NC
NC
NC
NC
OUT
OUT
OUT
OUT
IN
BI
OUT
BI
BI
BI
BI
BI
BI
BI
OUT
OUT
OUT
OUT
OUT
0.50V82.5K51.1K 51.1K
51.1KPROTO2
PVT
- 51.1K
51.1K51.1K
DEV5/PROTO1
XTAL AND CLOCK: PMU
REVISIONDEV1
R3505
0.30V
EVT
GND_XO_CLK: VIA DOWN TO GND PLANE
PMU: CONTROL AND CLOCKS
HW_REV2_ID
1.80VR3502698K
51.1K -
CONFIGMLBSELF GEN
1.31V
1.55V
1.80V
0.10V
10K
39K50K
124K
887KR3504
105K
51.1K51.1K51.1K51.1K
PVT
DEV3DEV2
PLACE AT U2_RF.41
RESET AND CONTROL: PMU
0.90V1.10V1.20V
0.70V
DVT
255K
3.92K1.67V
DEV4/PROTOMLB1
8.25K
PROTOMLB2
13.3K1.43V
REV_ID
MPPS AND GPIOS: PMU
R3503
HW_REV_ID
0.12V 698K
31.6K100K
EVT_ALTCARRIER BUILD
43 OF 59
051-1902
A.0.0
35 OF 51
R3505_RF
R3504_RF
R3508_RF
R3502_RF
U_PMU_RF
Y_XO_RFR3506_RF
C3502_RF
C3501_RF
XW3501_RF
U_PMU_RFU_PMU_RF
R3503_RF
R3501_RF
R3507_RF
R3509_RF
U_PMU_RF
2
1
2
1
2
1
65
55
76
72
77
66
45
41
71
56
35
4
3
2
12
1
2
1
2
1
2
1
62
57
46
36
31
25
43
82
63
75 42
52
98
67
58
53
21
21
21
88
83
20
4
9
61
51
13
38
32
37
21
15
262
1
2
1
USB_BB_VBUS_DETECT
VREF_DAC_BIAS
HW_REV2_ID
VDDPX_BIAS_UIM2
HW_REV1_ID
NOSTUFF
51.1K
1/32W
698K
01005
10K
RADIO_PMIC
1%1/32WMF01005
RADIO_PMIC
RADIO_PMIC RADIO_PMIC
PP_1V8_LDO7
OMIT
1/32W
01005
1%
MF
PMD9635
RADIO_PMIC
XTAL_19P2M_OUT
PMD9635
51.1K
19.2MHZ-10PPM-7PF-80OHM
RADIO_PMIC
2.0X1.6-SM
8
PP_1V8_LDO7
TOUCH_TO_BBPMU_FORCE_PWM
STOCKHOLM_TO_BBPMU_CLK_REQ
XO_ADC_GND
XTAL_19P2M_OUT
XO_THERM
XTAL_19P2M_IN
XTAL_19P2M_IN
AP_TO_BB_RST_L
50_MDM_19P2M_CLK
50_WTR_19P2M_CLK
50_BBPMU_TO_STOCKHOLM_19P2M_CLK
50_SLEEP_CLK_32K
XO_OUT_D0_EN
50_MDM_19P2M_CLK_PMUXO_THERM
SIM1_REMOVAL_ALARM
50_MDM_PCIE_CLK
PMIC_RESOUT_L
SPMI_DATA
PS_HOLD_PMICPS_HOLD
AP_TO_BBPMU_RADIO_ON_L
SPMI_CLK
PMU_TO_BBPMU_RESET_L
CELLULAR PMU: CONTROL AND CLOCKS
7
1%1/32WMF
01005
NOSTUFF
RADIO_PMIC
MF1/32W1%100K
5
01005
1%
MF
8 5
RADIO_PMIC
WLNSP
MF
1%
01005
1/32W
100K
10%1000PF
01005X5R10V
RADIO_PMIC
01005X5R-CERM6.3V20%
RADIO_PMIC
0.1UF
OMIT
SHORT-10L-0.1MM-SM
5
8 5
8
PMD9635WLNSP
PMD9635
WLNSP
RADIO_PMIC
5
5
8 5
8 5
8 5
1%
010051/32W
MF
1.00K
RADIO_PMIC
RADIO_PMIC
1/32W01005
MF
20.0K
5%
5
8
26 5
9
01005
1/32WMF
0%
RADIO_PMIC
0.00
16
8 5
26 5
WLNSP
11 10 7
7 10 11
10
10
10
10
10
10
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
OUT
OUT
IN
NC
NC
NC
INCLOCK
SYM 2 OF 5BB_CLK_EN
XO_THERM
GND_XOADC
XTAL_19M_IN
XTAL_19M_OUT
GND_XO_CLK
LN_BB_CLK
BB_CLK
RF_CLK1
RF_CLK2
SLEEP_CLK
IN
OUT
OUT
GND
SYM 5 OF 5
GND
GND
GND
GNDCONTROL
SYM 1 OF 5
GND
GND
CBL_PWR*
PON_1
SPMI_CLK
SPMI_DATA
OPT_1
OPT_2
BAT_ID_THERM
PS_HOLD
PON_RST*
RESIN*
IN
IN
OUT
BI
BI
IN
IN
IN
IN
NC
NC
OUT
OUT
OUT
GPIO_MPP
SYM 3 OF 5
PA_THERM2
PA_THERM1
GPIO_06
GPIO_05
GPIO_04
GPIO_03
GPIO_02
GPIO_01
MPP_06
MPP_05
MPP_04
MPP_03
MPP_02
MPP_01
NC
NC
NC
IN
RFFE VIO
MDM LOW VOLTAGE ANALOG
3400MA
TCXO SHUTDOWN: ON
TCXO SHUTDOWN: ON
MDM MEMORY, MDM USB
TCXO SHUTDOWN: OFF
TCXO SHUTDOWN: ON
MDM PCIE
653MA
700MA
587MA
HIGH VOLTAGE LDOS
XO_GND
LDO9->WTR
2234MA
TCXO SHUTDOWN: ON
PLACE XW CLOSE TO PMU
TCXO SHUTDOWN: ON
RF_CLK_GND
TCXO SHUTDOWN: ON
TCXO SHUTDOWN: ON
TCXO SHUTDOWN: ON
MDM EBI1, DDR CORE
UIM2
GPS LNA
UIM1
TCXO SHUTDOWN: OFF
TCXO SHUTDOWN: ON
LOW VOLTAGE LDOS
TCXO SHUTDOWN: ON
MDM MODEM
MDM CORE
TCXO SHUTDOWN: OFF
TCXO SHUTDOWN: ON
TCXO SHUTDOWN: ON
TCXO SHUTDOWN: OFF
WTR
MDM PLL
MDM HIGH VOLTAGE ANALOG
VIA XW DOWN TO THE GND PLANE
MDM HIGH VOLTAGE USB
MDM LOW VOLTAGE USB
MDM 1.8V I/O, DDR, SHARED 1.8V VOLTAGE RAIL
FRONT END SUPPLY TCXO SHUTDOWN: OFF
TCXO SHUTDOWN: ON
SWITCHERS BULK CAPS
PMU: SWITCHERS AND LDOS
TCXO SHUTDOWN: OFF
TCXO SHUTDOWN: OFF
44 OF 59
C3619_RF
C3640_RF C3616_RF
C3622_RF
C3626_RF
C3621_RF
C3627_RF
C3625_RF
C3633_RF
C3632_RF
C3620_RF
C3618_RF
C3617_RFC3615_RF
L3601_RF
C3636_RF
C3635_RF
C3634_RF
XW3619_RF
XW3618_RF
XW3617_RF
XW3616_RF
XW3611_RF
XW3601_RF
XW3602_RF
XW3603_RF
XW3604_RF
XW3605_RF
XW3606_RF
XW3607_RF
XW3608_RF
XW3610_RF
XW3609_RF
XW3612_RF
U_PMU_RF
C3624_RF C3603_RF
C3629_RF
C3605_RF
C3607_RF
C3606_RF C3608_RF
C3613_RF
C3612_RF
C3611_RF
C3610_RF
C3614_RFC3609_RF
XW3615_RF
C3631_RFC3630_RFXW3613_RF
XW3614_RF
L3605_RF
L3604_RF
L3603_RF
L3602_RF
R3603_RF
VOLTAGE=1.8V
VOLTAGE=1.225V VOLTAGE=1.225V
VOLTAGE=0.9V
VOLTAGE=2.8V
VOLTAGE=3.075V
VOLTAGE=1.0V
VOLTAGE=1.8V
VOLTAGE=1.2V
VOLTAGE=2.7V
VOLTAGE=1.8V
VOLTAGE=1.85V
VOLTAGE=1.0V VOLTAGE=1.0V
VOLTAGE=1.5V
VOLTAGE=1.8V
VOLTAGE=0.9V
VOLTAGE=1.85V
VOLTAGE=0.9V
VOLTAGE=1.8V
VOLTAGE=1.7V
VOLTAGE=1.8V
VOLTAGE=1.0V
VOLTAGE=1.0V
VOLTAGE=0.95V
36 OF 51
A.0.0
051-1902
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
21
2
1
2
1
2
1
21
21
21
21
21
21
21
21
21
21
21
21
21
21
21
21
99
2
64
59
97
27
22
11
34
87
12
69
91
10
60
30
101
96
85
95
84
100
29
18
3
19
48
39
81
80
78
47
90
24
94
8
70
103
92
16
5
73
89
23
14
44
86
79
40
93
7
1
54
49
102
33
28
17
6
50
68
74
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
12
1
2
1
21
21
21
21
2
1
PP_2V8_LDO14
1.0UH-20%-2.7A-0.056OHM
CELLULAR PMU: SWITCHERS AND LDOS
5
1UF
X5R0402-1
RADIO_PMIC
15UF20%6.3V
15UF
0402-1X5R
RADIO_PMIC
6.3V20%
0402-1X5R
15UF
RADIO_PMIC
6.3V20%
I296
SHORT-10L-0.25MM-SM
S2_GND
VBATT_S3
25
MDM_VREF_LPDDR2
REF_BYP_GND
REF_BYP
VDD_OTP
VBATT_S5
AVDD_BYP
PP_VCC_MAIN VBATT_S5
S5_GND
VREG_XO_GND
PP_0V95_LDO4
PP_VSW_S5
PP_1V0_SMPS3
PP_1V0_LDO9
VREG_RF_CLK_GND
PP_UIM2_LDO13
S3_GND
VBATT_S3
S5_GND
PP_1V225_SMPS2
PP_1V85_SMPS4
PP_1V0_SMPS5
PP_VCC_MAIN
PP_1V7_LDO5
BB_TO_PMU_AMUX_SMPS1
S1_GND
PP_1V225_SMPS2
VREG_XO
S3_GND
VBATT_S4
PP_1V8_LDO8
VBATT_S1
VBATT_S2
BB_TO_PMU_AMUX_LDO11_SIM1
BB_TO_PMU_AMUX_SMPS4
BB_TO_PMU_AMUX_SMPS3
S1_GND
VBATT_S2
VBATT_S3
S5_GND
S2_GND
VREG_RF_CLK_GND
VREG_RF_CLK
PP_1V0_SMPS3
PP_1V85_SMPS4
PP_UIM1_LDO11
PP_0V9_SMPS1
S4_GND
VREG_XO_GND
VREG_XO
VBATT_S1
VBATT_S4
PP_0V9_SMPS1
PP_VSW_S4
PP_VSW_S1
S3_GND
PP_1V0_SMPS5
PP_1V8_LDO7
PP_1V5_LDO1
VBATT_S5
S4_GND
PP_VSW_S2
PP_1V0_SMPS3PP_VSW_S3
PP_1V85_SMPS4
S2_GND
PP_1V8_LDO15
PP_2V7_LDO12
PP_UIM1_LDO11
PP_3V075_LDO10
PP_0V9_LDO3
PP_1V2_LDO2
VREG_RF_CLK
PP_1V8_LDO6
PP_VCC_MAIN
PP_VCC_MAIN
PP_VCC_MAIN
VBATT_S2
PP_VCC_MAIN
VBATT_S1
VBATT_S4
23 22 21 20 19 18 17 12 9 2
8
11
11
13 11
11 7 6
11 6
11
11 7 6
13 11
7
7
6
7
7
26 9 8 7
10 7
7
13
7
11 7 5 3
2
24 7 5
23 22 21 2
RADIO_PMIC
X5R-CERM6.3V20%0.1UF
01005
6.3V20%4.7UF
0402CER-X5R
RADIO_PMIC
20%
RADIO_PMIC0201
10V
1UF
X5R
6.3V20%10UF
0402-9CERM-X5R
RADIO_PMIC
RADIO_PMIC
CERM-X5R0402-9
20%6.3V
10UF
6.3V20%
X5R
15UF
RADIO_PMIC
0402-1
20%
0402-1X5R
15UF6.3V
RADIO_PMIC
RADIO_PMIC
X5R0402-1
15UF20%6.3V
RADIO_PMIC
X5R0402-1
15UF20%6.3V
RADIO_PMIC
X5R0402-1
20%6.3V
15UF
RADIO_PMIC
X5R0402-1
20%6.3V
15UF
1UH-20%-0.054OHM-3.4A
2520RADIO_PMIC
5
5
5
20%4.7UF6.3V
0402CER-X5R
NOSTUFF
RADIO_PMIC
4.7UF
CER-X5R0402
20%6.3V
NOSTUFF
RADIO_PMIC
4.7UF
RADIO_PMIC
0402
20%6.3VCER-X5R
26 25 20 18 17 12 11 5
OMITSHORT-10L-0.25MM-SM
SHORT-10L-0.25MM-SMOMIT
OMITSHORT-10L-0.25MM-SM
SHORT-10L-0.25MM-SMOMIT
SHORT-10L-0.25MM-SM
OMIT
OMIT
SHORT-10L-0.25MM-SM
OMIT
SHORT-10L-0.25MM-SM
OMITI295
26
25
20
18
17
12 11 5
26
25
20
18
17
12 11 5
SHORT-10L-0.25MM-SM
OMIT
SHORT-10L-0.25MM-SM
OMIT
SHORT-10L-0.25MM-SM
OMIT
OMIT
SHORT-10L-0.25MM-SM
SHORT-10L-0.25MM-SM
OMIT
OMIT
SHORT-10L-0.25MM-SM
OMIT
SHORT-10L-0.25MM-SM
SHORT-10L-0.25MM-SM
OMIT
I279
26
20
18 17 12 11 5
I275
I274
26 25 20 18 17 12 11 5
PMD9635WLNSP
1UF
0201RADIO_PMIC
20%
X5R10V
NOSTUFF
RADIO_PMIC
10V20%
0201X5R
10V
1UF
RADIO_PMIC
20%
0201X5R
0201RADIO_PMIC
1UF20%10VX5R
1UF
10V20%
X5R0201RADIO_PMIC
X5R0201
20%10V
RADIO_PMIC
1UF
11
0201
1UF
RADIO_PMIC
10V20%
X5R
X5R0603
4V
43UF20%
20%
X5R0603
4V
43UF
X5R0603
20%4V
43UF
20%4V
43UF
X5R0603
20%4V
0603NOSTUFF
43UF
X5R0603X5R
20%4V
43UF
OMIT
SHORT-10L-0.1MM-SM
1UF
10VX5R
20%
0201RADIO_PMICRADIO_PMIC
0201X5R
20%10V
1UFSHORT-10L-0.1MM-SM
OMIT
OMITSHORT-10L-0.1MM-SM
26
25
20
18
17
12 11 5
0806
RADIO_PMIC
2.2UH-20%-0.14OHM-1.6A
0806
RADIO_PMIC
2.2UH-20%-0.14OHM-1.6A
0806
RADIO_PMIC
0806
RADIO_PMIC
2.2UH-20%-0.14OHM-1.6A
01005MF
0%0.00
1/32W
11
11
11
11
11 11
11
11
11
11
11
11
11
11
11
11
11
11
11
11
11
11
11 7 6
13 11
11 7 5 3
11 6
11
11
11
11
11
11
11
11
11
11
11
11
11
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
OUT
OUT
OUT
IN
IN
IN
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
IN
IN
IN
IN
IN
POWER
SYM 4 OF 5
GND_S1
GND_S1
VDD_S1
VDD_S1
VREG_L10
VREG_L11
VREG_L4_16
VREG_S1
VSW_S1
VSW_S1
VSW_S1
VSW_S2
VREG_S2
VREG_S3
VSW_S3
VSW_S3
VREG_S4
VSW_S4
VREG_L1
VSW_S5
VREG_S5
VREG_L2
VREG_L3
VREG_L7
VREG_L5
VREG_L12
VREG_L13
GND_XO
VREG_XO
VREG_L15
VREG_L14
GND_RF_CLK
VREG_RF
GND_S1
GND_S1
VDD_S3
GND_S2
VDD_S4
GND_S3
GND_S4
GND_S4
GND_S3
VDD_S2
VDD_S2
VDD_S5
GND_S5
VDD_L9
VDD_L1_2_16
VDD_L3_4
VDD_L5_6_15
VDD_L7_8
VDD_OTP
REF_BYP
GND_REF
VIN_VPH1
VIN_VPH2
VREF_DDR
AVDD_BYP
VDD_XO_RF
VREG_L6
VREG_L9
VREG_L8
IN
IN
PLACE RC SNUBBER CLOSE TO U_QPOET_RF.4
ROUTE CAP GROUND BACK TO U_QPOET_RF.24
PLACE AT U_POET_RF.24
AVAIALBLE TO BE SHARED
CAN BE DELETED IF NEARBYBULK CAPACITANCE IS
GROUND RESISTOR CLOSE TO U_QPOET_RF.3
GROUND CLOSE TO U4_RF.3
PLACE AT U_QPOET_RF.27
STAR ROUTING
PMU: ET MODULATOR
45 OF 59
37 OF 51
051-1902
A.0.0
L3702_RF
L3703_RF
C3706_RF
C3702_RF
C3701_RF
C3704_RF
XW3701_RF
L3705_RF
L3701_RF
XW3702_RF
C3708_RF
R3703_RF
L3704_RF
C3705_RF
C3707_RF
U_QPT_RF
VOLTAGE=4.0V
VOLTAGE=0.0V
VOLTAGE=0.0V
VOLTAGE=4.3V
VOLTAGE=4.3V
VOLTAGE=4.3V
VOLTAGE=4.0V
VOLTAGE=4.3VVOLTAGE=4.0V
VOLTAGE=4.0V
VOLTAGE=1.8V
21
2
1
2
1
2
1
2
1
21
21
2
1
2
1
2
1
21
2
1
2
1
23
20
25
28
16
15
5
17
19
26
21
18
13
27
24
3
22
1
9
8
6
12
11
10
14
4
7
2
21
2
1
PP_QPOET_APT_CAP_SWITCH_IN
10UF
FERR-22-OHM-1A-0.055OHM
RADIO_QPOET
2.2UH-20%-0.3A-0.38OHM
PP_VBATT_PA_BOOST
75_RFFE4_SDATA_BB
RADIO_QPOET
4.7UF
12 PP_QPOET_VCC_PA
PP_QPOET_BYP_BATT
PP_1V8_QPOET_VDD
PP_VCC_MAIN
PP_QPOET_BUCK_GND
PP_QPOET_VCC_PA
PP_QPOET_BOOST_GND
PP_1V8_LDO15
PP_QPOET_VDD_CLASS_AB_AMP PP_QPOET_VDD_BOOST_OUT
ET_DAC_N
QPOET_CLASS_AB_AMP_SNUBBER
ET_DAC_P
75_RFFE4_SCLK_FILT
CELLULAR PMU: ET MODULATOR
9
0201
RADIO_QPOET
CERM-X5R0402-9
10UF20%6.3V
6.3V20%10UF
0402-9CERM-X5R
RADIO_QPOET
RADIO_QPOET
CERM-X5R0402-9
10UF20%6.3V
RADIO_QPOET
X5R-CERM0402-8
20%10V
SHORT-10L-0.25MM-SM
OMIT
120-OHM-210MA
01005
RADIO_QPOET
RADIO_QPOET0603
OMIT
SHORT-10L-0.25MM-SM
23 22 21 20 19 18 17 11 9 2
19 18 17 12
10%470PF
RADIO_QPOET
10V
01005X5R
5%1/32W
01005RADIO_QPOET
2.2
MF
0201RADIO_QPOET
FERR-22-OHM-1A-0.055OHM
RADIO_QPOET
22UF
10V20%
0603-1
X5R-CERM
6.3V20%
402
QFE1100BGA
19 18 17
8
8
9 5
26 25 20 18 17 11 5
PP_QPOET_VDD_BOOST_OUT
X5R-CERM1
RADIO_QPOET
PP_QPOET_VSW
LQE2M-SM
RADIO_QPOET
1.5UH-20%-2.2A-0.11OHM
12
12
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
IN
IN
OUT
NC
NCGND
GND
USID_LSB
VSW_BOOST
VSW_BUCK
VOUT_BOOST
VDD_BUCK
AMP_OUT
PA_VBAT
MPP1
C_GSM
GND_BUCK
GND_BOOST
AMP_INP
AMP_INM
C_SW_BUCK
C_SW_BUCK
C_BUCK
C_BUCK
SCLK
SDATA
BYP_LOAD
BYP_BATT VDD_BATT
VDD_BATT
VDD_1P8
VDD_AMP
GND_AMP
NC
OUT
IN
IN
BI
IN
TRANSCEIVER: POWER
345MA
35MA
175MA
70MA
40MA
25MA
STAR ROUTING
051-1902
A.0.0
38 OF 51
46 OF 59
C3807_RF
C3806_RF
C3805_RF
C3804_RF
C3803_RF
C3802_RFC3801_RFC3815_RF
XW3803_RF
XW3802_RF
XW3801_RF
C3814_RF
U_WTR_RF
U_WTR_RF
C3808_RF
C3813_RF
C3812_RF
C3811_RF
C3810_RF
C3809_RF
R3802_RF
R3801_RF
VOLTAGE=1.0V
VOLTAGE=1.0V
VOLTAGE=1.0V
VOLTAGE=1.0V
VOLTAGE=1.0V
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
21
21
21
2
1
31
25
38
48
41
63
71
27
26
83
82
57
54
53
61
36
37
52
17
81
87
94
55
102
89
19
90
20
91
21
84
28
72
42
56
58
3
23
30
88
67
49
64
45
2
1
2
1
2
1
2
1
2
1
2
1
21
21
CER-X5R
PP_VDD_RF1_TX_VCO
20%
PP_1V0_LDO9
PP_1V85_SMPS4
PP_VDD_RF1_DIG
PP_VDD_RF1_RX1
PP_VDD_RF1_RX2
VDD_RF2_LDO_BYPASS
PP_VDD_RF1_TX
CELLULAR TRANSCEIVER: POWER
RADIO_TRANSCEIVER
1UF
10V20%
0201X5R
6.3V10%0.1UF
0201CERM-X5R
RADIO_TRANSCEIVER
0.1UF6.3V10%
0201CERM-X5R
RADIO_TRANSCEIVER
0.1UF6.3V10%
0201CERM-X5R
RADIO_TRANSCEIVER
0.1UF6.3V10%
0201CERM-X5R
RADIO_TRANSCEIVER
6.3V10%0.1UF
0201CERM-X5R
RADIO_TRANSCEIVER
0402CER-X5R6.3V
4.7UF
RADIO_TRANSCEIVER0402RADIO_TRANSCEIVER
6.3V20%4.7UF
SHORT-10L-0.1MM-SM
OMIT
OMIT
SHORT-10L-0.1MM-SM
OMIT
SHORT-10L-0.1MM-SM
6.3V
4700PF
X5R01005
10%
RADIO_TRANSCEIVER
WTR3925
RADIO_TRANSCEIVER
WLPSP
WTR3925WLPSP
RADIO_TRANSCEIVER
0.47UF
CERM-X5R-1201
20%4V
RADIO_TRANSCEIVER
NOSTUFFRADIO_TRANSCEIVER0201C0G
5%25V
27PF
C0G0201
5%
NOSTUFF
27PF
25V
RADIO_TRANSCEIVER
5%
0201
25V
NOSTUFFRADIO_TRANSCEIVER
27PF
C0G
RADIO_TRANSCEIVERNOSTUFF
C0G0201
5%25V
27PF
0201C0G
RADIO_TRANSCEIVER
27PF5%25V
NOSTUFF
11
11
RADIO_TRANSCEIVER0201MF
5%1/20W
0
RADIO_TRANSCEIVER
MF0201
5%
0
1/20W
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
SYM 5 OF 5
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GNDGND
GND
PWR
SYM 4 OF 5
VDD_RF1_TVCO
VDD_RF1_RX2
VDD_RF1_RX1
VDD_RF1_DIG
VDD_RF2_LDO
VDD_RF2
VDD_RF1_TSIG
IN
IN
TRANSCEIVER: PRX PORTS DC BLOCKING CAP VALUES CANNOT BE MORE THAN 33PF
50_PRX_MLB6_B34_B39_B2CA IS ASSIGNED TO MB4
47 OF 59
39 OF 51
051-1902
A.0.0
L3902_RF
C3913_RF
C3915_RF
C3916_RF
C3918_RF
C3919_RF
C3908_RF
C3909_RF
C3910_RF
C3911_RF
C3901_RF
C3902_RF
C3903_RF
U_WTR_RF
C3904_RF
C3906_RF
L3911_RF
C3914_RF
L3909_RF
C3920_RF
C3921_RF
L3904_RF
L3910_RF
L3919_RF
C3922_RF
L3912_RF
L3901_RF
L3905_RFC3905_RF
C3907_RF
C3912_RF
L3906_RF
C3917_RF
L3908_RF
L3907_RF
L3903_RF
L3922_RF
21
21
21
21
21
21
21
21
21
21
21
21
21
21
21
21
21
21
21
21
21
21
21
21
21
21
21
21
21
21
97
105
98
106
92
99
95
103
96
104
79
85
65
73
33
39
77
69
21
21
21
21
50_PRX_HB3_B38_B40_B41_MATCH
50_PRX_MLB6_B34_B39_B2CA_PAD
50_PRX_HB1_B7_MATCH
50_PRX_MB5_B25_GSM1900_MATCH
50_PRX_LB1_B8_GSM900_MATCH50_PRX_LB1_B8_GSM900_PAD
50_PRX_LB2_B12_B17_B13_B28_MATCH
50_PRX_LB3_B20_B26_B27_GSM850_MATCH
50_PRX_LB2_B12_B17_B13_B28_PAD
50_PRX_MLB6_B34_B39_B2CA_MATCH
50_PRX_HB4_B30_PAD 50_PRX_HB4_B30_MATCH
50_PRX_HB1_B7_PAD
50_PRX_HB3_B38_B40_B41_PAD
50_PRX_MB1_B4CA_PAD
50_PRX_MB3_B3_GSM1800_MATCH
50_PRX_LB4_B29_MATCH
50_PRX_MB2_B1_B4_MATCH
50_PRX_CA2_Q
50_PRX_CA1_Q
50_PRX_CA2_I
50_PRX_CA1_I
50_PRX_MB2_B1_B4
50_PRX_MB1_B4CA
50_PRX_LB4_B29
50_PRX_LB2_B12_B17_B13_B28
50_PRX_LB3_B20_B26_B27_GSM850
50_PRX_LB1_B8_GSM900
50_PRX_MB5_B25_GSM1900
50_PRX_HB3_B38_B40_B41
50_PRX_HB4_B30
50_PRX_HB1_B7
50_PRX_MLB6_B34_B39_B2CA
50_PRX_MB3_B3_GSM1800
50_PRX_MB5_B25_GSM1900_PAD
50_PRX_LB3_B20_B26_B27_GSM850_PAD
50_PRX_MB2_B1_B4_PAD
50_PRX_MB3_B3_GSM1800_PAD
50_PRX_LB4_B29_PAD
50_PRX_MB1_B4CA_MATCH
CELLULAR TRANSCEIVER: PRX PORTS
15NH+/-3%-0.25A-0.7OHM
0201RADIO_TRANSCEIVER
01005
NOSTUFF
16V
2.0PF
NP0-C0G
RADIO_TRANSCEIVER
+/-0.1PF
01005
RADIO_TRANSCEIVER
NP0-C0G
+/-0.1PF16V
2.0PF
01005-1
RADIO_TRANSCEIVER
NP0-C0G
+/-0.1PF16V
2.2PF
+/-0.1PF
NP0-C0G01005-1
16V
RADIO_TRANSCEIVER
2.2PF
2.2PF
16V+/-0.1PF
NP0-C0G01005-1
RADIO_TRANSCEIVER
RADIO_TRANSCEIVER
01005CERM
2%16V
27PF
16VCERM01005
27PF
2%
RADIO_TRANSCEIVER
17
RADIO_TRANSCEIVER
27PF
2%16VCERM01005
27PF
01005
16V2%
RADIO_TRANSCEIVER
CERM
OMIT
18
CERM01005
16V
27PF
2%
RADIO_TRANSCEIVER
8
8
18
8
8
27PF
RADIO_TRANSCEIVER
2%16VCERM01005
01005CERM
2%16V
RADIO_TRANSCEIVER
27PF
WTR3925
RADIO_TRANSCEIVER
WLPSP
CERM16V2%
01005
27PF
RADIO_TRANSCEIVER
18
27PF
CERM
2%
RADIO_TRANSCEIVER01005
16V
18
17
17
17
0201
3.8NH+/-0.1NH-0.5A
RADIO_TRANSCEIVER
OMIT
RADIO_TRANSCEIVER01005
22NH-3%-0.12A-3.2OHM
NOSTUFF
4.3NH+/-3%-0.5A
0201RADIO_TRANSCEIVER
+/-0.1PF16V
NP0-C0G
RADIO_TRANSCEIVER01005
2.0PF
16V
01005RADIO_TRANSCEIVER
NP0-C0G
1.5PF
+/-0.1PF
0201RADIO_TRANSCEIVER
22NH-3%-0.25A
0201
RADIO_TRANSCEIVER
3.4NH-+/-0.1NH-0.5A-0.17OHM
OMIT
C0G-CERM25V
+/-0.1PF
201
1.3PF
OMITRADIO_TRANSCEIVER
1.3PF
01005NP0-C0G16V
+/-0.1PF
RADIO_TRANSCEIVER
OMIT
0201
4.2NH-+/-0.1NH-0.5A-0.17OHM
RADIO_TRANSCEIVER
OMIT
18
19
19
19
15NH+/-3%-0.25A-0.7OHM
0201RADIO_TRANSCEIVER
4.7NH-3%-0.270A
01005RADIO_TRANSCEIVER
16V
27PF
RADIO_TRANSCEIVER
01005CERM
2%
RADIO_TRANSCEIVER
01005CERM
2%16V
27PF
01005CERM16V2%
27PF
RADIO_TRANSCEIVER
RADIO_TRANSCEIVER0201
4.3NH+/-3%-0.5A
+/-0.1PF16V
NP0-C0G
RADIO_TRANSCEIVER
1.9PF
01005
RADIO_TRANSCEIVER0201
5.1NH-3%-0.4A
RADIO_TRANSCEIVER0201
6.2NH-3%-0.4A
15NH+/-3%-0.25A-0.7OHM
0201RADIO_TRANSCEIVER
16V
3.0PF
+/-0.1PF
NP0-C0G01005
RADIO_TRANSCEIVERNOSTUFF
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
IN
INOUT
OUT
IN
OUT
OUT
PRX
SYM 1 OF 5
PRX_CA2_QP
PRX_CA1_QP
PRX_CA2_IP
PRX_HB2
PRX_HB1
PRX_MB3
PRX_CA1_IP
PRX_HB4
PRX_HB3
PRX_MLB6
PRX_MB5
PRX_MB4
PRX_MB2
PRX_MB1
PRX_LB4
PRX_LB2
PRX_LB3
PRX_LB1
IN
IN
IN
IN
IN
NC
NC
IN
IN
IN
IN
TRANSCEIVER: DRX/GPS PORTS
PLACE CAP CLOSE TO MDM GPIO14
IMPROVES RXBN BY 4DB
PLACE NEAR U_WTR
GPS FILTER
DRX MODULE PORTS ARE DC BLOCKED
48 OF 59
FLGPS_RF
C4000_RF
C4906_RF
L4908_RF
U_WTR_RF
40 OF 51
A.0.0
051-1902
41
532
2
1
2
1
21
242
10
32
18
13
6
14
7
22
15
11
4
12
5
35
29
50
43
40
34
70
78
50_GPS_FILTER_OUT50_DRX_GPS_LNA_OUT
GPS-COMPASS-GNSS
B8846
RADIO_GPS
LGA
50_GPS_RX
50_DRX_CA2_Q
50_DRX_CA2_I
50_DRX_CA1_Q
50_DRX_LB1_B27_B29
50_DRX_LB2_B26_B13_B17_B12
50_DRX_LB4_B8_B20
50_DRX_MB1_B1
50_DRX_LB3_B28
50_DRX_HB4_B30_B38_B41B
50_DRX_HB3_B40_B41A
50_DRX_CA1_I
50_GPS_RX_I
50_GPS_RX_Q
50_GPS_RX
50_DRX_HB2_B7_B41C
50_DRX_MLB6_B3
50_DRX_MB5_B25
50_DRX_MB4_B34_B39
50_DRX_MB3_B4
50_GSM_TX_PHASE
CELLULAR TRANSCEIVER: DRX/GPS PORTS
23
9
8
8
8
01005
16V5%22PF
CERM
8
2
1.6PF
16V
01005
+/-0.1PF
NP0-C0G
10NH-3%-0.170A
01005
15
WTR3925WLPSP
RADIO_TRANSCEIVER
8
23
23
23
15
23
23
8
23
23
23
23
23
23
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
IN
IN
OUT
OUT
OUT
OUTPUT_UNBALINPUT_UNBAL
GND
GND
GND
OUT
IN OUT
DRX_GPS
SYM 2 OF 5
GPDATA
GNSS_BB_IP
DRX_CA1_IP
GNSS_L1_IN
DRX_MLB6
GNSS_L2_IN
DRX_HB2
DRX_HB3
DRX_HB4
DRX_HB1
DRX_MB3
DRX_MB4
DRX_MB5
DRX_LB3
DRX_MB1
DRX_MB2
DRX_LB4
DRX_LB2
DRX_LB1
DRX_CA1_QP
DRX_CA2_IP
DRX_CA2_QP
GNSS_BB_QP
OUT
NC
NCIN
NCIN
IN
IN
IN
IN
OUT
IN
IN
IN
IN
IN
IN
PIN TX_HMB1 CANNOT BE ALLOCATED TO A HB DUE TO VCO PROXIMITY ON CHIP
TRANSCEIVER: TX PORTS
B12/13 TX INTERSTAGE FILTER REMOVED
49 OF 59
L4105_RF
FLFBR_RF
C4106_RF
L4103_RF
C4112_RF
C4110_RF
R4101_RF
L4101_RF
R4104_RF
L4104_RF
C4104_RF
C4105_RF
C4107_RF
R4105_RF
R4106_RF
L4106_RF
C4108_RF
C4109_RF
U_WTR_RF
C4114_RF
C4101_RF
41 OF 51
A.0.0
051-1902
1
6
5 2
4
3
2
1
21
21
21
21
2
1
21
2
1
21
21
21
21
21
2
1
2
1
21
46
44
51
59
66
74
80
86
93
100
101
8
16
1
9
68
60
76
75
62
47
2
1
21
50_TX_HMB4_B30_B7_MATCH50_TX_HMB4_B30_B7
50_LB_COUPLER_DIPLEXER_IN
50_TX_HMLB2_MB_GSM
75_RFFE1_SCLK_FILT50_TX_HMB4_B30_B7
TX_Q_P
TX_Q_N
50_TX_FB_RX_I
75_RFFE1_SDATA_BB
50_WTR_19P2M_WTR_IN
50_TX_LB1_LB_GSM
50_TX_VLB_PA_IN_MATCH
50_TX_LB_PA_IN_MATCH
50_TX_LB3_B12_B17_B13_B28
TX_I_N
50_TX_HMB3_B3_B4
50_TX_LB1_LB_GSM_MATCH
50_TX_LB4_B27_B26_B20_B8
50_TX_FB_RX_Q
50_TX_LB1_LB_GSM
50_TX_HMB3_B3_B4_PA_IN
50_TX_HMB4_B30_B7_PA_IN
50_TX_HMLB2_MB_GSM_PA_IN
50_TX_LB1_LB_GSM_PA_IN
50_TX_HMLB2_MB_GSM
50_WTR_19P2M_CLK
TX_I_P
50_TX_LB3_B12_B17_B13_B28
50_TX_HMB3_B3_B4
50_TX_HMB2_B38_B40_B41
50_TX_LB4_B27_B26_B20_B8
50_TX_MB1_B1_B25_B34_B39
50_TX_HMB2_B38_B40_B41
50_TX_MB1_B1_B25_B34_B39_PA_IN50_TX_MB1_B1_B25_B34_B39
50_TX_HMB2_B38_B40_B41_PA_IN
50_TX_HMB3_B3_B4_MATCH
50_TX_HMLB2_MB_GSM_MATCH
TX_FB_RX_IN_P 50_MB-HB_COUPLER_DIPLEXER_IN
TX_FB_RX_IN_N
CELLULAR TRANSCEIVER: TX PORTS
9 5
9
8
8
8
8
8
OMIT
01005RADIO_TRANSCEIVER
3.3NH+/-0.1NH-290MA
RADIO_TRANSCEIVER
0805
DPX202690DT-0029B1SJ
17
RADIO_TRANSCEIVER
NP0-C0G01005
1.4PF+/-0.1PF16V
1.2NH+/-0.1NH-0.550A
01005RADIO_TRANSCEIVER
17
20
18
19
18
19
20
CERM01005
2%16V
RADIO_TRANSCEIVER
27PF
27PF
16V2%
RADIO_TRANSCEIVER01005CERM
0.00
1/32WMF
01005
0%
RADIO_TRANSCEIVER
RADIO_TRANSCEIVER
10NH-3%-140MA01005NOSTUFF
RADIO_TRANSCEIVER
1/32W
01005MF
0%
0.00
0100510NH-3%-140MA
NOSTUFFRADIO_TRANSCEIVER
RADIO_TRANSCEIVER01005CERM
2%16V
27PF
27PF
RADIO_TRANSCEIVER
16V2%
01005CERM
16V
27PF
2%
CERM
RADIO_TRANSCEIVER01005
1/32WMF
01005
0%
RADIO_TRANSCEIVER
0.00
RADIO_TRANSCEIVER
1/32WMF
01005
0%
0.00
NOSTUFFRADIO_TRANSCEIVER0100510NH-3%-140MA
OMIT
NP0-C0G01005-1
1.2PF
RADIO_TRANSCEIVER
+/-0.1PF16V
RADIO_TRANSCEIVER
2%
CERM01005
16V
27PF
WLPSP
WTR3925
RADIO_TRANSCEIVER
+/-0.1PF
NP0-C0G01005
16V
NOSTUFF
1.0PF
21
22
8
RADIO_TRANSCEIVER
NP0-C0G
100PF
5%16V
01005
10
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
IN
IN
OUT
IN
IN
IN
IN
GND
COM
HI
LO
COM
NC
NC
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
TX
SYM 3 OF 5
TX_BB_IM
TX_BB_QP
TX_BB_QM
TX_FB_IP
RFFE_CLK
TX_FB_QP
XO_IN
TX_LB2
TX_LB1
TX_LB4
TX_LB3
TX_HMB3
TX_HMB1
TX_HMB2
TX_HMB4
TX_HMLB1
TX_HMLB2
TX_FBRX_M
TX_FBRX_P
RFFE_DATA
TX_BB_IP
IN
IN
OUT
IN
LOW BAND PA+DUPLEXERS
051-1902
A.0.0
42 OF 51
50 OF 59
C4205_RF
L4203_RF
L4205_RF
L4204_RF
L4210_RF
L4207_RF
L4211_RF
L4209_RF
L4202_RF
L4220_RF
C4214_RF
C4203_RFC4202_RFC4201_RF
ULBPA_RF
C4213_RF
L4206_RF
R4201_RFC4208_RF
C4207_RF
C4206_RF
L4223_RF
L4224_RF
L4222_RF
L4221_RF
L4219_RF
L4218_RF
R4202_RF
L4216_RF
L4215_RF
L4214_RF
L4213_RF
L4212_RF
C4212_RF
C4211_RF
C4209_RF
L4201_RF
VOLTAGE=1.8V
VOLTAGE=4.3V
10
40
41
7
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
8 9
37
36
38
35
2
4
6
271
42
39
34
32
30
28
26
24
22
21
19
17
15
14
13
12
1153
18
20
25
29
31
23
16
33
21
2
1
21
21
21
21
21
21
21
2
1
2
1
2
1
2
1
2
1
2
1
2
1
21
21
21
21
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
21
21
2
1
2
1
OMIT
RADIO_LB_PAD
LGA
SKY7781250_TX_LB_PA_IN50_TX_LB_PA_IN_MATCH
50_LB_ASM_IN_B26
50_LB_ASM_IN_B20
50_LB_ASM_IN_B8
50_LB_ASM_IN_B27
50_LB_ASM_IN_B13
50_LB_ASM_IN_B28A
50_TX_VLB_PA_IN_MATCH
75_RFFE2_SDATA_BB
PP_1V8_LDO15
50_LB_ASM_IN_B12
50_LB_ASM_IN_B28B_B29
75_RFFE2_SCLK_FILT
PP_VCC_MAIN PP_VBATT_PA_LB_HB
50_PAD_ANT_B8
50_PAD_ANT_B20
50_PAD_ANT_B26
50_PAD_ANT_B27
50_PAD_ANT_B13
50_PAD_ANT_B28A
50_PAD_ANT_B28B_B29
50_PAD_ANT_B12
50_PRX_LB4_B29_PAD
50_PRX_LB2_B12_B17_B13_B28_PAD
50_PRX_LB3_B20_B26_B27_GSM850_PAD
PP_1V8LBPAD_VIO
75_RFFE2_SDATA_LBPAD
75_RFFE2_SCLK_LBPAD
PP_QPOET_VCC_PA
50_PRX_LB1_B8_GSM900_PAD
50_TX_VLB_PA_IN
CELLULAR FRONT END: LB PAD
5.6NH+/-3%-0.4A
RADIO_LB_PAD0201
C0G-CERM
+/-0.05PF25V
0201RADIO_LB_PAD
1.5PF
+/-0.05PF
C0G-CERM25V
0.7PF
0201RADIO_LB_PAD
C0G-CERM25V+/-0.05PF0.3PF
RADIO_LB_PAD0201
NOSTUFFRADIO_LB_PAD
C0G-CERM
+/-0.05PF0.5PF
01005
16V
RADIO_LB_PAD
25V
0201
+/-0.05PF0.5PF
COG-CERM
RADIO_LB_PAD
+/-0.1PF2.0PF
NOSTUFF
25VC0G-CERM0201
RADIO_LB_PAD
C0G-CERM
+/-0.05PF1.0PF25V
0201
21
16
21
NOSTUFF
0201RADIO_LB_PAD
10NH-3%-250MA
21
21
21
21
21
21
16
NOSTUFF
10NH-3%-250MA0201RADIO_LB_PAD
14
14
CERM
5%16V
RADIO_LB_PAD
47PF
01005
22 21 20 19 18 9
22 21 20 19 18 9 5
23 22 21 20 19 18 12 11 9 2
19 18 12
26 25 20 18 12 11 5
14
RADIO_LB_PAD
47PF
16V
01005CERM
5%
01005
5%16VCERM
47PF
RADIO_LB_PAD
01005X5R-CERM
20%0.1UF
6.3V
RADIO_LB_PAD
1.5NH+/-0.1NH-1.0A
0201RADIO_LB_PAD
25VCOG-CERM
+/-0.05PF
0201RADIO_LB_PAD
0.5PF
0201RADIO_LB_PAD
0.00
1/20WMF
1%
3.0NH+/-0.1NH-0.6A
RADIO_LB_PAD0201
RADIO_LB_PAD0201
4.1NH+/-0.1NH-0.5A-0.17OHM
4.2NH-+/-0.1NH-0.5A-0.17OHM
RADIO_LB_PAD0201
01005
RADIO_LB_PAD
120-OHM-210MA
RADIO_LB_PAD01005
120-OHM-210MA
120-OHM-210MA
01005
RADIO_LB_PAD
120-OHM-210MA
01005
RADIO_LB_PAD
RADIO_LB_PADNOSTUFF
+/-0.05PF0.5PF
0201COG-CERM25V
NOSTUFFRADIO_LB_PAD0201COG-CERM
+/-0.05PF0.5PF25V
1/20W
0.00
1%
0201MF
RADIO_LB_PAD
C0G-CERM
NOSTUFF
25V+/-0.05PF0.9PF
0201
RADIO_LB_PAD
27NH-3%-0.140A-2.3OHM0201RADIO_LB_PADNOSTUFF
39NH-5%-120MA
RADIO_LB_PADNOSTUFF
0201
NOSTUFF
39NH-5%-120MA
RADIO_LB_PAD
0201
NOSTUFF
+/-0.1PF25V
RADIO_LB_PAD0201
2.7PF
C0G-CERM
2.2NH+/-0.1NH-0.6A
RADIO_LB_PAD0201-1
0201RADIO_LB_PAD
4.2NH-+/-0.1NH-0.5A-0.17OHM
3.0NH+/-0.1NH-0.6A
RADIO_LB_PAD0201
NOSTUFF0201
RADIO_LB_PAD
10NH-3%-250MA
14
19
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
BI
IN
BI
BI
BI
BI
BI
BI
BI
IN
OUT
OUT
IN
BI
IN
IN
IN
OUT
NC
NC
VBATT
ANT B8
ANT B20
ANT B26
ANT B27
ANT B13
ANT B28A
ANT B28B/B29
ANT B12/B17
RX B29
RX VLB
RX LB
VIO
VCC2
SDATA
SCLK
RFIN LB
GND EPAD
VCC1
RX B8
RFIN VLB
OUT
MID BAND PA+DUPLEXERS
51 OF 59
051-1902
A.0.0
43 OF 51
UMBPA_RF
L4302_RF
L4306_RF
C4307_RF
C4306_RF
L4301_RF
C4305_RF
L4307_RF
L4303_RF
L4304_RF
C4309_RF
L4305_RF
R4301_RF
C4308_RFC4303_RFC4302_RFC4301_RF
VOLTAGE=1.8V
VOLTAGE=4.0V
11
39
40
8
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
9 10
17
19
21
27
31
3
5
38
37
36
34
33
32
30
29
28
26
24
23
22
20
18
16
14
13
1276421
15
25
35
2
1
2
1
21
21
2
1
21
21
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
OMIT
RADIO_MB_PAD
50_PAD_ANT_B34_B39
0.2PF+/-0.05PF
NOSTUFFRADIO_MB_PAD
16V
RADIO_MB_PAD
3.0NH+/-0.1NH-0.6A
RADIO_MB_PAD0201C0G-CERM25V+/-0.05PF0.3PF
1.9NH-+/-0.1NH-0.6A-0.12OHM
10NH-3%-0.14A-2.1OHM01005
NOSTUFF
50_MB-HB_ASM_IN_B34_B39
50_PAD_ANT_B1_B3_B4
RADIO_MB_PAD
0201COG-CERM
0201
RADIO_MB_PAD
+/-0.05PF
RADIO_MB_PAD
22
50_MB-HB_ASM_IN_B1_B3_B4
50_MB-HB_ASM_IN_B25_B4CA50_PAD_ANT_B25_B4CA
01005MF1/32W
PP_VCC1_MB_PA
9
12PF5%16VCERM
RADIO_MB_PADRADIO_MB_PAD
X5R-CERMNP0-C0G
1%
RADIO_MB_PAD
3.00
RADIO_MB_PAD
PP_1V8_LDO15
75_RFFE2_SDATA_BB
PP_1V8_LDO15_MB_PAD
PP_VCC_MAIN
PP_QPOET_VCC_PA
75_RFFE2_SCLK_FILT
50_PRX_MB2_B1_B4_PAD
50_PRX_MB5_B25_GSM1900_PAD
50_PRX_MB1_B4CA_PAD
50_PRX_MLB6_B34_B39_B2CA_PAD
50_TX_HMB3_B3_B4_PA_IN
50_TX_MB1_B1_B25_B34_B39_PA_IN
50_PRX_MB3_B3_GSM1800_PAD
CELLULAR FRONT END: MB PAD
16
16
14
LGA
AFEM-8030-AP1
0.8PF+/-0.05PF
C0G-CERM01005RADIO_MB_PAD
16V+/-0.05PF0.7PF
01005NP0-C0G
RADIO_MB_PAD0201-1
2.2NH+/-0.1NH-0.6A
0201
14
120-OHM-210MA
RADIO_MB_PAD01005
25VCOG-CERM
RADIO_MB_PAD
0201
NOSTUFF
25V
0.5PF
14
01005
47PF5%16VCERM
22
22
14
14
22 21 20 19 17 9
23 22 21 20 19 17 12 11 2
26 25 20 17 12 11 5
22 21 20 19 17 9 5
01005
0.1UF
6.3V20%
01005
100PF5%16V
01005RADIO_MB_PADRADIO_MB_PAD
0.1UF
01005X5R-CERM6.3V20%
19 17 12
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
IN
IN
OUT
SDATA
VIO
ANT_B34/B39
ANT_B25/B4CA
ANT_B1/B3/B4
EPADGND
VBATT
VCC1
VCC2
SCLK
RX_B1/B4
RX_B3
RX_B25
RX_B4CA
RX_B34/B39/B2CA
RFIN_B3/B4
RFIN_B1/B25/B34/B39
OUT
OUT
BI
BI
BI
OUT
OUT
IN
IN
IN
BI
IN
HIGH BAND PA+DUPLEXERS
AT C4201_RF AND C4202_RF.
HB PAD VBATT DECOUPLING CAPS ARE SHARED WITH LB PAD
A.0.0
44 OF 51
52 OF 59
051-1902
C4403_RF
L4410_RF
C4407_RF
C4405_RF
L4406_RF
L4407_RF
L4408_RF
C4406_RF
L4401_RF
C4408_RF
L4403_RF
L4404_RF
C4409_RF
L4405_RF
C4410_RF
UHBPA_RF
2
1
21
21
2
1
2
1
2
1
21
21
2
1
2
1
21
2
1
2
12
1
2335
34
26
25
24
28
40
9
30
32
39
38
37
36
33
31
29
27
22
21
19
18
17
16
15
13
12
10875421
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
14
20
11
3
6
2
1
50_MB-HB_ASM_IN_B40A_B41A
50_MB-HB_ASM_IN_B40B_B41C
50_TX_HMB4_B30_B7_PA_IN
50_TX_HMB2_B38_B40_B41_PA_IN
50_PRX_HB3_B38_B40_B41_PAD
50_PRX_HB4_B30_PAD
50_PAD_ANT_B40A_B41A
75_RFFE2_SDATA_BB
50_MB-HB_ASM_IN_B38_B41B
50_MB-HB_ASM_IN_B7
50_MB-HB_ASM_IN_B30
50_PRX_HB1_B7_PAD
50_PAD_ANT_B40B_B41C
50_PAD_ANT_B38_B41B
50_PAD_ANT_B30
50_PAD_ANT_B7
75_RFFE2_SCLK_FILT
PP_VBATT_PA_LB_HB
PP_QPOET_VCC_PA
PP_1V8_LDO15
CELLULAR FRONT END: HB PAD
18 17 12
RADIO_HB_PAD
6.3V20%
01005X5R-CERM
0.1UF
1/20W5%51
MF201
RADIO_HB_PAD
OMIT
RADIO_HB_PAD
CER25V
+/-0.1PF
8.2PF
0201
OMIT
22
22
22
22
22
NP0-C0G
22PF
0201
6.3V
RADIO_HB_PAD
5%
OMIT
RADIO_HB_PAD
0.05PF25VNP0-C0G0201
0.5PF
OMIT
C0G-CERM
+/-0.05PF0.3PF
0201RADIO_HB_PAD
25V
OMIT
RADIO_HB_PAD
25VCOG-CERM
0.2PF+/-0.05PF
0201
OMIT
RADIO_HB_PAD
2.2NH+/-0.1NH-0.6A
0201-1
OMIT
8.2NH-3%-0.3A0201
OMIT
RADIO_HB_PAD
17
2%
33PF
25V
0201NPO-COG
RADIO_HB_PAD
OMIT
5.6NH+/-3%-0.4A0201RADIO_HB_PAD
OMIT
8.2NH-3%-0.3A0201RADIO_HB_PAD
OMIT
25V2%
NPO-COG
33PF
0201RADIO_HB_PAD
OMIT
NOSTUFF
0201RADIO_HB_PAD
10NH-3%-0.3A
16
+/-0.1PF5.0PF
NP0-C0G
RADIO_HB_PAD
16V
01005
14
16
14
OMIT
RADIO_HB_PAD
LGA
HB-PAD
22 21 20 18 17 9
22 21 20 18 17 9 5
23 22 21 20 18 17 12 11 9 2
14
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
IN
BI
BI
BI
BI
BI
IN
IN
OUT
IN
OUT
SCLK
SDATA
VIO
VCC2
VCC1
RFIN_B38/B40/B41
ANT_B7
ANT_B30
ANT_B38/B41B
ANT_B40B/B41C
ANT_B40A/B41A
RX_B30
RX_B7
RFIN_B7/B30
RX_B38/B40/B41
EPADGND
VBATT
IN
BI
IN
OUT
12G PA
051-1902
A.0.0
45 OF 51
53 OF 59
U2GPA_RF
C4510_RF
XW4500_RF
L4501_RF
C4508_RF
C4505_RF
L4504_RFL4502_RF
C4502_RF
C4506_RF
L4503_RF
C4507_RF
C4503_RFC4501_RF
R4501_RF
11
38
9
10
17
612
542
13
2
1
21
2
1
21
2
1
2
1
2
12
1
2
1
2
1
21
2
1
2
1
21
PP_VCC_MAIN
50_LB_ASM_IN_2G_TX
50_MB-HB_ASM_IN_2G_TX50_PA_2G_MB
50_PA_2G_LB
PP_VCC_MAIN_2G_PA
75_RFFE2_SCLK_FILT
75_RFFE2_SDATA_BB
PP_1V8_LDO15
50_TX_HMLB2_MB_GSM_PA_IN
50_TX_LB1_LB_GSM_PA_IN
PP_VCC_MAIN PP_VBATT_PA_FILT
CELLULAR FRONT END: 2G PA
LGA
RADIO_2G_PA
SKY77357
1UF20%10V
RADIO_2G_PA
X5R0201
SM
26 25 20 18 17 12 11 5
COG-CERM
RADIO_2G_PA
0201
0.5PF25V+/-0.05PF
6.3V
27PF
RADIO_2G_PA
5%
0201NP0-C0G
22
20%15UF
RADIO_2G_PA
6.3V
0402-1X5R
RADIO_2G_PA
+/-0.05PF25V
0.7PF
0201C0G-CERM
NOSTUFFNOSTUFFRADIO_2G_PA
C0G-CERM25V
0.7PF+/-0.05PF
0201
16
16
23 22 21 19 18 17 12 11 9 2
22 21 19 18 17 9
5
01005X5R-CERM
20%0.1UF
6.3V
RADIO_2G_PA
20%0.1UF
RADIO_2G_PA
01005X5R-CERM6.3V
10NH-3%-0.170A
NOSTUFF
RADIO_2G_PA
01005
21
RADIO_2G_PA
5%
NP0-C0G0201
27PF
6.3V
RADIO_2G_PA
X5R0201
1UF20%10V
56PF
01005
5%25V
RADIO_2G_PA
NP0-C0G-CERM
RADIO_2G_PA
1/20W
0201
0
MF
5%
26 25 20 18 17 12 11 5
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
VCCVBATT
LBRFIN
HBRFIN
LBRFOUT
HBRFOUT
VIO
SDATA
SCLKGND
EPAD
IN
OUT
IN
IN
IN
BI
IN
OUT
IN
LOW BAND ANTENNA SWITCH MODULE
051-1902
A.0.0
46 OF 51
54 OF 59
ULASM_RF L4601_RF
L4605_RF
C4605_RF
C4604_RF
C4603_RFC4601_RF
L4602_RF L4604_RF
L4603_RF
C4602_RF
VOLTAGE=1.8V
24
21
17
16
15
14
7
6
4
3
2
1
28
27
26
25
22
23
5
20
18
13
11
108
19
12
9
2
1
21
21
21
2
1
2
1
2
1
2
1
2
1
2
1
50_LB_ASM_ANT2_COAX_LOW
50_LB_ASM_ANT1_LAT50_LB_ASM_ANT1
50_LB_ASM_IN_B13
50_LB_ASM_IN_B8
50_LB_ASM_IN_B28B_B29
50_LB_ASM_LB_DRX_OUT
50_LB_ASM_IN_B12
50_LB_ASM_IN_B28A
50_LB_COUPLER_DIPLEXER_IN
50_LB_ASM_IN_B27
50_LB_ASM_IN_B26
50_LB_ASM_IN_2G_TX
50_LB_ASM_IN_B20
PP_1V8_LDO15
PP_2V8_LDO14
50_LB_ASM_ANT2
PP_1V8_LBASM_VIO
75_RFFE2_SDATA_BB
75_RFFE2_SCLK_FILT
CELLULAR FRONT END: LB ASM
17
17
17
23 22 11 2
RADIO_LB_ASM
LGA
RF515025VC0G-CERM
RADIO_LB_ASM
1.0PF
0201
+/-0.05PF
RADIO_LB_ASM
01005
120-OHM-210MA
17
0201
3.0NH+/-0.1NH-0.6A
RADIO_LB_ASM
RADIO_LB_ASM0201
3.9NH+/-0.1NH-0.5A
0.1UF6.3V20%
X5R-CERM
RADIO_LB_ASM01005
RADIO_LB_ASM
X5R-CERM6.3V20%0.1UF
01005
NOSTUFF
RADIO_LB_ASM
10NH-3%-250MA0201
17
16
10NH-3%-250MA
RADIO_LB_ASM
NOSTUFF
0201
3
17
NOSTUFF
RADIO_LB_ASM020110NH-3%-250MA
3
01005
5%
NP0-C0G16V
RADIO_LB_ASM
100PF
20
22 20 19 18 17 9
22 20 19 18 17 9 5
23 22 20 19 18 17 12 11 9 2
17
17
23
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
BI
BI
BI
IN
GND
ANT2
CPL_OUT
ANT1
SCLK
SDATA
VIO
VCC
EPAD
TRX4
TRX2
TRX1
TRX3
TRX9
TRX8
TRX7
TRX6
TRX11
TRX10
BI
BI
OUT
BI
BI
BIIN
IN
IN
IN
BI
BI
OUT
B30 - TDD3
EVT ASM ASSIGNMENT:
B40B/B41C - TRX2
MID-HIGH BAND ANTENNA SWITCH MODULE
55 OF 59
47 OF 51
A.0.0
051-1902
UHASM_RF
L4703_RF
L4706_RF
C4704_RF
C4705_RF
L4701_RF
L4705_RF
C4703_RFC4702_RFC4701_RF
22
21
4
28
3
2
34
33
32
31
9
8
7
5
24
23
12
30
10
29
27
25
20
19
17
16
14
13
1161
26
18
15
2
1
2
1
21
21
2
1
2
1
2
1
2
1
2
1
50_MB-HB_ASM_IN_B40A_B41A
50_MB-HB_ASM_ANT2
50_MB-HB_ASM_IN_B30
50_MB-HB_ASM_HB_DRX_OUT
50_MB-HB_ASM_IN_B34_B39
50_MB-HB_ASM_ANT1
50_MB-HB_ASM_ANT2_COAX_LOW
50_MB-HB_ASM_IN_2G_TX
50_MB-HB_ASM_MB_DRX_OUT
50_MB-HB_ASM_IN_B38_B41B
50_MB-HB_COUPLER_DIPLEXER_IN
50_MB-HB_ASM_ANT1_LAT
PP_1V8_LDO15
PP_2V8_LDO14
75_RFFE2_SDATA_BB
75_RFFE2_SCLK_FILT
50_MB-HB_ASM_IN_B1_B3_B4
50_MB-HB_ASM_IN_B7
50_MB-HB_ASM_IN_B25_B4CA
50_MB-HB_ASM_IN_B40B_B41C
CELLULAR FRONT END: MB-HB ASM
23
LGA
RADIO_MB-HB_ASM
LMFEESGB-G54
16
3
3
RADIO_MB-HB_ASM
020110NH-3%-250MA
NOSTUFF
RADIO_MB-HB_ASM
0201NOSTUFF
10NH-3%-250MA
RADIO_MB-HB_ASM
0201
2.5NH+/-0.1NH-0.6A
5%
RADIO_MB-HB_ASM
0201NP0-C0G6.3V
27PF
0201
RADIO_MB-HB_ASM
NOSTUFF
10NH-3%-250MA
0201
RADIO_MB-HB_ASM
10NH-3%-250MA
NOSTUFF
X5R-CERM01005
6.3V20%
RADIO_MB-HB_ASM
0.1UF
RADIO_MB-HB_ASM01005
5%100PF
16VNP0-C0G
21 20 19 18 17 9
21 20 19 18 17 9 5
23 21 20 19 18 17 12 11 9 2
RADIO_MB-HB_ASM
0.1UF20%
01005
6.3VX5R-CERM
23 21 11 2
19
19
18
20
18
18
19
19
19
23
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
OUT
TRX3
ANT2
ANT1
CPL_OUT
VCC
VIO
SDATA
SCLK
GND EPAD
TRX2
TRXB1/B3/B4
MB2GTX
TRXB7
TDD1
TDD2
TDD4
TDD3
MBDIV
HBDIV
OUT
BI
BI
IN
IN
IN
IN
BI
BI
BI
IN
BI
BI
BI
BI
BI
OUT
DIVERSITY MODULE
56 OF 59
48 OF 51
051-1902
A.0.0
UDIVA_RF
L4805_RF
C4807_RF
L4804_RF
C4804_RF
L4801_RF
C4805_RF
C4806_RF
L4802_RF
L4803_RF
C4803_RFC4802_RFC4801_RF
VOLTAGE=1.8V
10
11
47
46
45
44
43
42
41
40
39
8 9
18
15
21
34
33
31
28
26
25
24
23
22
20
19
17
16
14
13
12742
6
5
37
30
27
36
29
32
3
38
35
1
2
1
2
1
21
21
2
1
21
21
2
1
2
1
2
1
2
1
2
1
50_LB_ASM_LB_DRX_OUT
50_MB-HB_ASM_MB_DRX_OUT
50_MB-HB_ASM_HB_DRX_OUT
50_DRX_ASM_HB_IN
50_DRX_ASM_MB_IN
50_DRX_ASM_LB_IN
50_DRX_LB1_B27_B29
75_RFFE3_SCLK_FILT
PP_1V8_DIVASM_VIO
50_DRX_LB3_B28
50_DRX_LB4_B8_B20
50_DRX_MLB6_B3
50_DRX_MB3_B4
50_DRX_MB4_B34_B39
50_DRX_LB2_B26_B13_B17_B12
50_DRX_HB3_B40_B41A
50_DRX_HB2_B7_B41C
50_DRX_MB1_B1
50_DRX_HB4_B30_B38_B41B
50_DRX_MB5_B25
PP_2V8_LDO14
75_RFFE3_SDATA_BB
PP_1V8_LDO15
CELLULAR FRONT END: DIVERSITY
22 21 20 19 18 17 12 11 9 2
22 21 11 2
15
15
RADIO_DRX_ASM
HFQSWAHUA-240LGA
15
10NH-3%-250MA0201NOSTUFF
RADIO_DRX_ASM
NOSTUFF
01005
0.1UF
X5R-CERM
20%6.3V
RADIO_DRX_ASM
RADIO_DRX_ASM
01005
120-OHM-210MA
5%25VNPO0201
15PF
RADIO_DRX_ASM
020122NH-3%-0.25A
RADIO_DRX_ASM
25V
RADIO_DRX_ASM
5%
CER0201
10PF
2.5NH+/-0.1NH-0.6A
RADIO_DRX_ASM0201
12NH-3%-0.3A-0.5OHM
RADIO_DRX_ASM
0201
15
21
22
22
15
10NH-3%-250MA
RADIO_DRX_ASM
0201NOSTUFF
0.1UF
RADIO_DRX_ASM01005X5R-CERM
20%6.3V
RADIO_DRX_ASM
100PF
NP0-C0G01005
5%16V
15
9
9 5
0.1UF
X5R-CERM01005
20%6.3V
RADIO_DRX_ASM
15
15
15
15
15
15
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
IN
IN
OUT
OUT
B27/B29SCLKSDATAVDD VIO
LBIN
MBIN
HBIN
THRM_PADGND
B28
B8/B20
B3
B1
B4
B34/B39
B25
B12/B13/B17/B26
B7/B41C
B41A/B40
B38/B41/B30
OUT
OUT
IN
IN
IN
OUT
OUT
IN
IN
OUT
OUT
OUT
OUT
OUT
OUT
SIM
57 OF 59
R3013_RF
U5101_RF
PP5100_RF
C3010_RF
R3014_RF
49 OF 51
A.0.0
051-1902
1
2
1
21
2
1
A1
B3
D2
B2 C3
C1
D3
B1
A2
A3
D1
15.00K1%1/32W
SIM2_DATA_R
ST33G1M2STL7EAK7
OMIT
WLCSP
01005MF
1/32W
PP_UIM2_LDO13
SIM2_DATA
4FF_SIM_SWP
SIM2_RESET
SIM2_CLK
SIM
9 5
9 5
9 5
MF
RADIO_BB01005
P2MM-NSMSM
OMIT
X5R-CERM
20%
0201
6.3V
2.2UF
RADIO_BB
0.00
0%
RADIO_BB
11 7 5
26 5 3
5
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST
NC
NC
NC
NC
BINC
IN
IN
RST
SWP
NC
GPIO0
GPIO1
GPIO2
GPIO3
IO0
VCC
GND
CLK
NC
PP
WIFI/BT
WLAN LAT 2.4GHZ BAW BPF ON CSA 4
WIFI LAT COAX CONNECTOR
LAST UPDATED: 4/30/2014
58 OF 59
L5201_RF
C5205_RF
R5202_RF
R5205_RFF5202_RF
PP5203_RF
PP5202_RF
PP5201_RF
PP5200_RFPP5288_RF
PP5302_RF
PP5303_RF
PP5305_RF
PP5285_RF
JWLAT_RF
U5200_RF
U5200_RF
PP5301_RF
PP5300_RF
PP5299_RF
PP5289_RF
PP5286_RF
PP5287_RFPP5297_RF
PP5298_RF
PP5290_RF
PP5291_RF
PP5292_RF
PP5293_RF
PP5294_RF
PP5295_RF
PP5296_RF
XW2_RF
XW1_RF
XW3_RF
C5200_RF
C5209_RF C5210_RF
C5215_RF
R5200_RF
C5284_RFC5283_RFC2500_RFC5201_RF
R5213_RF
VOLTAGE=1.8V VOLTAGE=4.3V
50 OF 51
A.0.0
051-1902
2.2UH-20%-0.28A-0.25OHM
2
146
1
2
1
21
21
4
6
531
2
1
1
1
11
1
1
1
1
1
4 3 2
162
161
160
159
158
157
156
155
154
153
152
151
150
149
148
147
145
144
143
142
141
140
139
138
137
136
135
134
133
132
131
130
129
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
68
67
66
63
61
58
56
55
51
48
45
42
40
34
32
27
25
20
1
21
18
6
7
29
31
30
33
54
47
46
44
43
50
49
53
52
37
5
12
11
24
13
14
15
19
23
22
39
38
41
4
9
828
64
65
59
60
2
10
3
36
35
17
16
26
62
69
57
1
1
1
1
1
11
1
1
1
1
1
1
1
1
21
21
21
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
21
LBEE5UM1EE-775
0805
OWL_TO_WLAN_CONTEXT_A
OWL_TO_WLAN_CONTEXT_B
5
PCIE_AP_TO_WLAN_REFCLK_P
PCIE_WLAN_TO_AP_TX_N
PCIE_WLAN_TO_AP_TX_P
PCIE_AP_TO_WLAN_TX_N
PCIE_AP_TO_WLAN_TX_P
GPIO_5_JTAG_TDOUART_WLAN_TO_BB_COEX_TX
U5200_RF ALT WIFI/BT MODULE339S00043 339S00033
PCIE_AP_TO_WLAN_REFCLK_N
PCIE_WLAN_TO_AP_CLKREQ_L
VIN_LDO
4.7UF
X5R-CERM1
SRVTX
01005
0.8NH+/-0.1NH-0.630A
50_A_1_DPLX
16V
0.2PF
CERM
+/-0.05PF
01005
50_G_1_DPLX
16V+/-0.1PF
+/-0.05PF
CERM01005
0.2PF16V
0.7NH+/-0.1NH-0.63A
01005
DPX205950DT-9163A1SJ
50_AG_1_DPLX
0805
50_A_1_MATCH_MOD
402
25
NO STUFF
01005
0.2PF
NP0-C0G01005
+/-0.1PF16V
0.2PF
NO STUFF
NP0-C0G 50_AG_1_LAT_COAX
WLAN_TO_PMU_HOST_WAKE
PCIE_AP_TO_WLAN_PERST_L
5
WIFI/BT: WIFI/BT MODULE
SYNC_MASTER=WIFI
UART4_WLAN_TO_AP_TX
01005
GPIO_13_WLAN_THROTTLE
LBEE5UM1EE-775
5
SYNC_DATE=01/30/2014
50_G_1_MATCH_MOD
50_A_1_MATCH_MOD
PMU_TO_WLAN_REG_ON
PMU_TO_BT_REG_ON
UART1_AP_TO_BT_TX
UART1_BT_TO_AP_RTS_L
UART1_BT_TO_AP_TX
UART1_AP_TO_BT_RTS_L
PMU_TO_WLAN_32K_CLK
PCIE_AP_TO_WLAN_REFCLK_P
WLAN_TO_PMU_HOST_WAKE
PCIE_AP_TO_WLAN_REFCLK_N
PCIE_AP_TO_WLAN_TX_N
PCIE_AP_TO_WLAN_TX_P
50_A_0_MATCH_MOD
PCIE_AP_TO_WLAN_DEV_WAKE
GPIO_3_JTAG_TMS
OWL_TO_WLAN_CONTEXT_B
GPIO_4_JTAG_TDI
GPIO_6_JTAG_TRST
PP_WL_VDDIO
GPIO_2_JTAG_TCK
50_G_0_MATCH_MOD
AP_TO_BT_WAKE
I2S_AP_TO_BT_LRCK
PP_VCC_MAIN
I2S_BT_TO_AP_DOUT
PCIE_PME
GPIO_5_JTAG_TDO
GPIO_4_JTAG_TDI
PP_1V8_S2R_VDDIO_WLAN_BT
GPIO_13_WLAN_THROTTLE
GPIO_3_JTAG_TMS
GPIO_6_JTAG_TRST
PP_WL_VDDIO
GPIO_2_JTAG_TCK
OWL_TO_WLAN_CONTEXT_A
I2S_AP_TO_BT_DOUT
UART1_AP_TO_BT_RTS_L
UART1_BT_TO_AP_RTS_L
I2S_AP_TO_BT_BCLK
BT_TO_PMU_HOST_WAKE
UART_BB_TO_WLAN_COEX_TX
JTAG_WLAN_SEL
UART4_WLAN_TO_AP_RTS_L
UART4_AP_TO_WLAN_TX
PMU_TO_WLAN_32K_CLK
PMU_TO_BT_REG_ON
PMU_TO_WLAN_REG_ON
PCIE_AP_TO_WLAN_PERST_L
BT_TO_PMU_HOST_WAKE
PCIE_AP_TO_WLAN_DEV_WAKE
UART4_AP_TO_WLAN_RTS_L
PCIE_PME
UART1_BT_TO_AP_TX
UART1_AP_TO_BT_TX
OMITSM
P2MM-NSM
SMOMITP2MM-NSM
P2MM-NSMSM
OMIT
SMP2MM-NSM OMITP2MM-NSM
SMOMIT
P2MM-NSMSM
OMIT
OMITSM
P2MM-NSM
P2MM-NSMSM
OMIT
OMITSM
P2MM-NSM
MM5829-2700F-ST-SM1
LGA
LGA
SMP2MM-NSM OMIT
SMOMITP2MM-NSM
P2MM-NSMSM
OMIT
P2MM-NSM OMITSM
SMP2MM-NSM OMIT
SMP2MM-NSM OMITOMIT
SMP2MM-NSM
P2MM-NSMSM
OMIT
P2MM-NSMSM
OMIT
OMITP2MM-NSMSM
OMITSM
P2MM-NSM
SMOMITP2MM-NSM
SMOMITP2MM-NSM
SMOMITP2MM-NSM
P2MM-NSMSM
OMIT
SM
9 5
SM
SM
9 5
6.3V20%
10K
MF
5%
NO STUFF
1/32W
5
5
25 5
5
25 5
25 5
25 5
5
5
5
25 5
5
25 5
25 5
25 5
25 5
25
402
4.7UF20%6.3VX5R-CERM1
6.3VX5R-CERM1402
20%4.7UF
X5R6.3V
01005
0.01UF10%
NP0-C0G
27PF16V5%
01005
01005
0.00
0%
MF1/32W
25 5
5
5
25 5
5
5
25 5
25 5
25
4
25
5
5
5
25
25
4
25
25
25 5
25 5
25 5
25 5
25 5
25 5
25 5
25 5
25 5
25 5
2
25 5
25
25 5
25
25
25
2
26 20 18 17 12 11 5
25
25
25
25
25
25
25
25
25 5
25
25 5
25 5
25 5
25 5
25
TABLE_ALT_ITEM
TABLE_ALT_HEAD
COMMENTS:REF DESBOM OPTIONPART NUMBER ALTERNATE FORPART NUMBER
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
GND
COM
LO
HI
PP
PP
PP
PPPP
PP
PP
PP
PP
SYM 2 OF 2
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
THRM_PAD
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
SYM 1 OF 2
BT_PCM_OUT
BT_REG_ON
JTAG_SEL
CLK32K_AP
GPIO_11_FAST_UART_RX
GPIO_12_FAST_UART_TX
BATT_VCC
BATT_VCC
BT_PCM_CLK
BT_PCM_SYNC
BT_PCM_IN
BT_UART_TXD
BT_UART_RXD
BT_WAKE
ANT_SWITCH_CORE0
2G_ANT_CORE0
2G_ANT_CORE1
BT_GPIO_4
GPIO_7_FAST_RTS_OUT
GPIO_1_HSIC_HOST_READY
GPIO_2_HSIC_RESUME/JTAG_TCK
GPIO_13_WLAN_THROTTLE
GPIO_0_WL_HOST_WAKE
PCIE_CLKREQ
PCI_PME
PCIE_RDN0
PCIE_RDP0
PCIE_REFCLKN
PCIE_REFCLKP
PCIE_TDN0
PCIE_TDP0
PERST
WL_REG_ON
GPIO_3_JTAG_TMS
GPIO_5_SEC_OUT/JTAG_TDO
ANT_SWITCH_CORE1
GPIO_15_WL_UART_TX
GPIO_14_WL_UART_RX
SR_VLX
VIN_LDO
VDDIO_1P8V
BT_GPIO_5
HOST_WAKE_BT
BT_GPIO_3
5G_ANT_CORE0
5G_ANT_CORE1
GPIO_6_SEC_IN/JTAG_TRST
GPIO_4_JTAG_TDI
BT_UART_CTS*
BT_UART_RTS*
PP
PP
PP
PP
PP
PPPP
PP
PP
PP
PP
PP
PP
PP
PP
IN
NC
OUT
NC
NC
NC
OUT
OUT
OUT
IN
IN
IN
OUT
IN
IN
OUT
IN
OUT
BI
IN
IN
IN
IN
IN
NCIN
OUT
IN
OUT
IN
IN
IN
IN
OUT
ALL NETNAMES NEED TO BE CHECKEDSTOCKHOLM
051-1902
A.0.0
51 OF 51
59 OF 59
R5302_RF
C5319_RFC5315_RFTP5303_RF
TP5304_RF
C5312_RF
T5301_RF C5313_RF
R5303_RFC5308_RF
C5310_RF
L5301_RF
C5311_RF
L5302_RF
R5304_RFC5309_RF
C5330_RF
C5304_RF
C5317_RF
R5301_RF
C5302_RF
U5301_RF
C5318_RF
C5320_RF
Q5301_RF
TP5301_RFR5316_RF
R5315_RF
R5314_RF
C5323_RFC5322_RFC5321_RF
C5303_RF
U5302_RF
L5303_RF
R5305_RF
C5316_RF
C5314_RF
R5310_RFC5324_RF
VOLTAGE=1.80V
VOLTAGE=1.80V
2
1
2
1
1
2
3
1 21
21
21
2
1
2
1
2
1
2
1
A2
A1A3
B2
B1
C2
C1
B3
C3
21
2
1
2
1
21
21
2
1
2
1
2
1
2
1
1
1
21
41
32
21
2121
2
1
21
2
1
21
2121
2
1
2
1
2
1
2
1
2
1
STOCKHOLM_TO_PMU_HOST_WAKE
50_BBPMU_TO_STOCKHOLM_19P2M_CLK
UART3_AP_TO_STOCKHOLM_RTS_L
PMU_TO_STOCKHOLM_EN
PN66VEU3-A101D010
UFLGA
PP_STOCKHOLM_ESE
STOCKHOLM_DVDD
RADIO_STOCKHOLM
UART3_STOCKHOLM_TO_AP_TXD
STOCKHOLM_TO_BBPMU_CLK_REQ
AP_TO_STOCKHOLM_DEV_WAKE
STOCKHOLM_DWPM_DBG
STOCKHOLM_SIM_PRES
4FF_SIM_SWP
AP_TO_STOCKHOLM_FW_DWLD_REQ
UART3_AP_TO_STOCKHOLM_TXD
STOCKHOLM_SVDD
STOCKHOLM_SPIM_MOSI
UART3_STOCKHOLM_TO_AP_RTS_L
STOCKHOLM_VMID
STOCKHOLM_TX2
STOCKHOLM_RXN
STOCKHOLM_TX1
STOCKHOLM_RXP
STOCKHOLM_DWPS_DBG
SE2_SVDD_IN
SE2_PWR_REQ
STOCKHOLM_TVDD
X5R10V
PP_STOCKHOLM_1V8_S2R
PP_STOCKHOLM_ESE
1UF
STOCKHOLM_SIM_PRES
24
RADIO_STOCKHOLM
RADIO_STOCKHOLM
1/32W0%
TP5301
PP_STOCKHOLM_1V8_S2R
STOCKHOLM_RXP_CAP
STOCKHOLM_ANT_MATCH
STOCKHOLM_BOOST_SW
AP_TO_STOCKHOLM_FW_DWLD_REQ
PMU_TO_STOCKHOLM_EN
STOCKHOLM_RXN_CAP
STOCKHOLM_BAL0
AP_TO_STOCKHOLM_DEV_WAKE
PP_STOCKHOLM_1V8_S2R
PP_VCC_MAIN
STOCKHOLM_AVDD
STOCKHOLM_5V
PP_1V8_LDO6
PP_VCC_MAIN
STOCKHOLM_BAL1
STOCKHOLM_5V
STOCKHOLM_ANT
STOCKHOLM_DC_BOOST_EN
STOCKHOLM
10 5
10 5
5
01005
RADIO_STOCKHOLM
100K5%1/32WMF
100PF
0201C0G50V2%
5
25V
1000PF2%
C0G-NP00201
TP-P55
TP-P55
2%
0201
50VC0G
220PF
0805
ATB201206E-20011
0201C0G
5%
NOSTUFF
50V
22PF
201
1/20WMF
5%
560
5
2%
1000PF
0201C0G-NP0
25V
2%
C0G-NP025V
0201
820PF
0402
160NH-10%-0.48A-0.33OHM
C0G-NP0
2%
0201
25V
820PF
5
160NH-10%-0.48A-0.33OHM
0402
5%
560
201MF
1/20W
1000PF
C0G-NP0
2%25V
0201
0201X5R
20%10V
1UF
0201X5R
20%10V
26 5
5 3
RADIO_STOCKHOLM
0.1UF20%6.3VX5R-CERM01005
01005
NOSTUFF
RADIO_STOCKHOLM
100K
1/32W5%
MF
1UF20%
0201
26 5
25V
0201
2%
NPO-C0G
560PF
RADIO_STOCKHOLM
01005X5R-CERM6.3V20%0.1UF
NOSTUFF
DMP22D4UFADFN0806
TP-P55
0.00
NOSTUFF
MF01005
0.00
01005
0%1/32WMF
1/32W
0.00
01005MF
0%
6.3V20%15UF
0402-1X5R6.3V
20%
0402-1X5R
15UF6.3VX5R
20%15UF
0402-1
0201
10V20%0.22UF
CERM-X5R
RADIO_STOCKHOLM
FAN48614BUC50X
WLCSP
0603
1.8UH-0.7A
26 5
01005
100K
MF
RADIO_STOCKHOLM
1/32W5%
5
NOSTUFF
2%25VC0G-NP00201
1000PF
22PF
0201
NOSTUFF
C0G50V5%
0%
MF1/32W
0.00
01005
RADIO_STOCKHOLM
10V
0201X5R
1UF20%
26 5
26 5
26 5
26
26
26
5
5
26
26 5
26 5
26 25 20 18 17 12 11 5
26 5
26
11 9 8 7
25 20 18 17 12 11 5
26
5
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
THE POSESSOR AGREES TO THE FOLLOWING:
36
BRANCH
REVISION
DRAWING NUMBER SIZE
D
R
IV ALL RIGHTS RESERVED
SHEET
PAGE TITLE
C
A
D
2 1
PAGE
NOTICE OF PROPRIETARY PROPERTY:
A
B
C
345678
D
B
8 7 5 4 2 1
PROPRIETARY PROPERTY OF APPLE INC.THE INFORMATION CONTAINED HEREIN IS THE
Apple Inc.
OUT
IN
IN
OUT
A
A
UNBAL
BAL0
GND
BAL1
IN
OUT
IN
BI
IN
NC
PVDD
SVDD
SIM_PMU_VCC
AVDD
CLK_REQ
SPIM_SCK
SPIM_MISO
SPIM_MOSI
XTAL2
ESE_IO1
NFC_CLK_XTAL1
SMX_RST*
RTS
SMX_CLK
VEN
TX
CTS
RX
SVDD_REQ
DWL
IRQ
AVSS
AVSS
AVSS
DVSS
VSS
DVSS
TVSS
PVSS
VMID
TX2
RXN
TX1
RXP
GPIO0
SIM_SWIO
SPIM_IRQ
ESE_DWPM_DBG
ESE_DWPS_DBG
WKUP_REQ
SE2_SVDD_IN
SE2_PWR_REQ
TX_PWR_REQ
SPIM_NSS
VUP
TVDD
ESE_VDD
VBAT
VDD
S
D
G
A
NC
NC
NC
NC
SW
PGND
PGND
VIN
SW
VOUT
AGND
EN
VOUT
IN
OUT
INNC
NC
IN
NC
IN